



5101 FAMILY

256 X 4 BIT STATIC CMOS RAM

P/N	Typ. Current @ 2V (μ A)	Typ. Current @ 5V (μ A)	Max Access (ns)
5101L	0.14	0.2	650
5101L-1	0.14	0.2	450
5101L-3	0.70	1.0	650
5101-8	—	10.0	800

- Single +5V Power Supply**
- Directly TTL Compatible: All Inputs and Outputs**
- Ideal for Battery Operation (5101L)**
- Three-State Output**


The Intel[®] 5101 is an ultra-low power 1024-bit (256 words \times 4 bits) static RAM fabricated with an advanced ion-implanted silicon gate CMOS technology. The device has two chip enable inputs. Minimum standby current is drawn by this device when CE2 is at a low level. When deselected the 5101 draws from the single 5-volt supply only 10 microamps. This device is ideally suited for low power applications where battery operation or battery backup for non-volatility are required.

The 5101 uses fully DC stable (static) circuitry; it is not necessary to pulse chip select for each address transition. The data is read out non-destructively and has the same polarity as the input data. All inputs and outputs are directly TTL compatible. The 5101 has separate data input and data output terminals. An output disable function is provided so that the data inputs and outputs may be wire OR-ed for use in common data I/O systems.

The 5101L has the additional feature of guaranteed data retention at a power supply voltage as low as 2.0 volts.

A pin compatible N-channel static RAM, the Intel[®] 2101A, is also available for low cost applications where a 256 \times 4 organization is needed.

The Intel ion-implanted, silicon gate, Complementary MOS (CMOS) process allows the design and production of ultra-low power, high performance memories.



○ = PIN NUMBERS

5101 FAMILY

Absolute Maximum Ratings *

Ambient Temperature Under Bias -10°C to 80°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin
 With Respect to Ground -0.3V to V_{CC} +0.3V
 Maximum Power Supply Voltage +7.0V
 Power Dissipation 1 Watt

*COMMENT:

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D. C. and Operating Characteristics

T_A = 0°C to 70°C, V_{CC} = 5V ±5% unless otherwise specified.

Symbol	Parameter	5101L and 5101L-1 Limits		5101L-3 Limits		5101-8 Limits		Units	Test Conditions
		Min.	Typ. ^[1] Max.	Min.	Typ. ^[1] Max.	Min.	Typ. ^[1] Max.		
I _{L2} ^[2]	Input Current	5		5		5		nA	
I _{LO} ^[2]	Output Leakage Current	1		1		2		μA	CE1=2.2V, V _{OUT} =0 to V _{CC}
I _{CC1}	Operating Current	9	22	9	22	11	25	mA	V _{IN} =V _{CC} , Except CE1 ≤ 0.65V, Outputs Open
I _{CC2}	Operating Current	13	27	13	27	15	30	mA	V _{IN} =2.2V, Except CE1 ≤ 0.65V, Outputs Open
I _{CCL} ^[2]	Standby Current	10		200		500		μA	CE2 ≤ 0.2V, T _A = 70°C
V _{IL}	Input Low Voltage	-0.3	0.65	-0.3	0.65	-0.3	0.65	V	
V _{IH}	Input High Voltage	2.2	V _{CC}	2.2	V _{CC}	2.2	V _{CC}	V	
V _{OL}	Output Low Voltage	0.4		0.4		0.4		V	I _{OL} =2.0 mA
V _{OH}	Output High Voltage	2.4		2.4		2.4		V	I _{OH} = -1.0 mA

Low V_{CC} Data Retention Characteristics (For 5101L, 5101L-1 and 5101L-3) T_A = 0°C to 70°C


Symbol	Parameter	Min.	Typ. ^[1]	Max.	Units	Test Conditions	
V _{DR}	V _{CC} for Data Retention	2.0			V	CE2 ≤ 0.2V	
I _{CCDR1}	5101L or 5101L-1 Data Retention Current		0.14	10	μA		V _{DR} =2.0V, T _A =70°C
I _{CCDR2}	5101L-3 Data Retention Current		0.70	200	μA		V _{DR} =2.0V, T _A =70°C
t _{CDR}	Chip Deselect to Data Retention Time	0			ns		
t _R	Operation Recovery Time		t _{RC} ^[3]		ns		

NOTES:


1. Typical values are T_A = 25°C and nominal supply voltage.
2. Current through all inputs and outputs included in I_{CCL} measurement.
3. t_{RC} = Read Cycle Time.

5101 FAMILY

Low V_{CC} Data Retention Waveform



Typical I_{CCDR} Vs. Temperature



A.C. Characteristics $T_A = 0^\circ\text{C to } 70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, unless otherwise specified.

READ CYCLE

Symbol	Parameter	5101L-1 Limits (ns)		5101L and 5101L-3 Limits (ns)		5101-8 Limits (ns)	
		Min.	Max.	Min.	Max.	Min.	Max.
t _{RC}	Read Cycle	450		650		800	
t _A	Access Time		450		650		800
t _{CO1}	Chip Enable (CE 1) to Output		400		600		800
t _{CO2}	Chip Enable (CE 2) to Output		500		700		850
t _{OD}	Output Disable to Output		250		350		450
t _{DF}	Data Output to High Z State	0	130	0	150	0	200
t _{OH1}	Previous Read Data Valid with Respect to Address Change	0		0		0	
t _{OH2}	Previous Read Data Valid with Respect to Chip Enable	0		0		0	

WRITE CYCLE

t _{WC}	Write Cycle	450		650		800	
t _{AW}	Write Delay	130		150		200	
t _{CW1}	Chip Enable (CE 1) to Write	350		550		650	
t _{CW2}	Chip Enable (CE 2) to Write	350		550		650	
t _{DW}	Data Setup	250		400		450	
t _{DH}	Data Hold	50		100		100	
t _{WP}	Write Pulse	250		400		450	
t _{WR}	Write Recovery	50		50		100	
t _{DS}	Output Disable Setup	130		150		200	

A. C. CONDITIONS OF TEST

Input Pulse Levels: +0.65 Volt to 2.2 Volt
 Input Pulse Rise and Fall Times: 20nsec
 Timing Measurement Reference Level: 1.5 Volt
 Output Load: 1 TTL Gate and C_L = 100pF


Capacitance^[2] $T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$

Symbol	Test	Limits (pF)	
		Typ.	Max.
C _{IN}	Input Capacitance (All Input Pins) V _{IN} = 0V	4	8
C _{OUT}	Output Capacitance V _{OUT} = 0V	8	12


NOTES: 1. Typical values are for $T_A = 25^\circ\text{C}$ and nominal supply voltage.
 2. This parameter is periodically sampled and is not 100% tested.

Waveforms

READ CYCLE



WRITE CYCLE



NOTES:

1. OD may be tied low for separate I/O operation.
2. During the write cycle, OD is "high" for common I/O and "don't care" for separate I/O operation.