The MX105A is a monolithic CMOS tone detector for tone decoding in single and multitone signaling systems. Using phase locked loop (PLL) decoding techniques, the MX105A recognizes tones in the presence of high noise levels and strong adjacent channel tones. Detection frequency and bandwidth can each be independently adjusted. The design is immune to high levels of harmonic and sub-harmonic noise. It also maintains excellent noise immunity and constant bandwidth over a wide range of input signal levels.

The MX105A requires a voltage supply of 2.7V to 5.5V and is available in the following package styles: 16-pin SOIC (MX105ADW), 16-pin PDIP (MX105AP), and 24-pin PLCC (MX105ALH).
CONTENTS

Section .................................................................................................................................................. Page

1. Block Diagram .................................................................................................................................. 3

2. Signal List ......................................................................................................................................... 4

3. External Components ..................................................................................................................... 5

4. General Description ....................................................................................................................... 6

5. Application ....................................................................................................................................... 7
   5.1 Method for Calculating External Component Values................................................................. 7
   5.2 Define f_0 ..................................................................................................................................... 7
   5.3 Calculate Minimum Usable Bandwidth ....................................................................................... 7
   5.4 Calculate The Recommended Operating Bandwidth ................................................................. 7
   5.5 Select R4 for Operating BW ...................................................................................................... 8
   5.6 Calculate R2 \times C2A ............................................................................................................... 8
   5.7 Define Maximum Allowed Response Time .............................................................................. 8
   5.8 Calculate R3 \times C3A ............................................................................................................... 8
   5.9 Calculate Maximum De-response Time .................................................................................... 9
   5.10 Calculate Signal to Noise Performance .................................................................................. 10
   5.11 Calculate C4 for 30° Phase Shift ............................................................................................ 10

6. Performance Specification .............................................................................................................. 11
   6.1 Electrical Performance ............................................................................................................. 11
      6.1.1 Absolute Maximum Ratings .............................................................................................. 11
      6.1.2 Operating Limits ................................................................................................................ 11
      6.1.3 Operating Characteristics ................................................................................................. 12
   6.2 Packaging ................................................................................................................................... 13

MX•COM, Inc. reserves the right to change specifications at any time and without notice.
1. Block Diagram

![Block Diagram](image-url)

Figure 1: Block Diagram
## 2. Signal List

<table>
<thead>
<tr>
<th>Pin No.</th>
<th>Pin No.</th>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DW/P LH</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>INPUT AMP IN</td>
<td>input</td>
<td>AC couple to this input. Nominal input impedance is 200 kΩ.</td>
</tr>
<tr>
<td>2</td>
<td>3</td>
<td>INPUT AMP OUT</td>
<td>output</td>
<td>Nominal output impedance is 1 kΩ.</td>
</tr>
<tr>
<td>3</td>
<td>5</td>
<td>R3</td>
<td>input</td>
<td>Detect filter resistor pin.</td>
</tr>
<tr>
<td>4</td>
<td>6</td>
<td>R2</td>
<td>input</td>
<td>PLL loop filter resistor pin. For improved performance C4 may be chosen to provide 30° of phase shift at the loop filter input.</td>
</tr>
<tr>
<td>5</td>
<td>7</td>
<td>C3A</td>
<td>output</td>
<td>Detect filter capacitor pin A</td>
</tr>
<tr>
<td>6</td>
<td>8</td>
<td>C3B</td>
<td>output</td>
<td>Detect filter capacitor pin B</td>
</tr>
<tr>
<td>7</td>
<td>10</td>
<td>C2A</td>
<td>output</td>
<td>Loop filter capacitor pin A</td>
</tr>
<tr>
<td>8</td>
<td>11</td>
<td>C2B</td>
<td>output</td>
<td>Loop filter capacitor pin B</td>
</tr>
<tr>
<td>9</td>
<td>13</td>
<td>DETECT OUT</td>
<td>output</td>
<td>PMOS open drain output - active on detect.</td>
</tr>
<tr>
<td>10</td>
<td>14</td>
<td>VSS</td>
<td>power</td>
<td>Ground.</td>
</tr>
<tr>
<td>11</td>
<td>16</td>
<td>R4A</td>
<td>input</td>
<td>Bandwidth control resistor pin A</td>
</tr>
<tr>
<td>12</td>
<td>17</td>
<td>R4B</td>
<td>input</td>
<td>Bandwidth control resistor pin B</td>
</tr>
<tr>
<td>13</td>
<td>19</td>
<td>C1B</td>
<td>output</td>
<td>VCO capacitor B</td>
</tr>
<tr>
<td>14</td>
<td>20</td>
<td>C1A</td>
<td>output</td>
<td>VCO capacitor A</td>
</tr>
<tr>
<td>15</td>
<td>22</td>
<td>R1</td>
<td>input</td>
<td>VCO discharge resistor. When potentiometer tuning is required, a series resistor is recommend to prevent possible shorting to ground.</td>
</tr>
<tr>
<td>16</td>
<td>24</td>
<td>VDD</td>
<td>power</td>
<td>Power supply.</td>
</tr>
</tbody>
</table>
3. External Components

![Circuit Diagram]

**Figure 2: Recommended External Components**

<table>
<thead>
<tr>
<th>Component</th>
<th>Value/Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>R1_F</code></td>
<td>See Section 5.2</td>
</tr>
<tr>
<td><code>R1_V</code></td>
<td>See Section 5.2</td>
</tr>
<tr>
<td><code>R2</code></td>
<td>See Section 5.6</td>
</tr>
<tr>
<td><code>R3</code></td>
<td>See Section 5.8</td>
</tr>
<tr>
<td><code>R4</code></td>
<td>See Section 5.5</td>
</tr>
<tr>
<td><code>R_L</code></td>
<td>Note 4</td>
</tr>
<tr>
<td><code>C1_A</code></td>
<td>See Section 5.2</td>
</tr>
<tr>
<td><code>C1_B</code></td>
<td>See Section 5.2</td>
</tr>
<tr>
<td><code>C2_A</code></td>
<td>See section 5.6</td>
</tr>
<tr>
<td><code>C2_B</code></td>
<td>See Section 5.6</td>
</tr>
<tr>
<td><code>C3_A</code></td>
<td>See Section 5.8</td>
</tr>
<tr>
<td><code>C3_B</code></td>
<td>See Section 5.8</td>
</tr>
<tr>
<td><code>C4</code></td>
<td>See Section 5.11</td>
</tr>
<tr>
<td><code>C5</code></td>
<td>0.27µF ±20%</td>
</tr>
<tr>
<td><code>C6</code></td>
<td>0.1µF ±20%</td>
</tr>
<tr>
<td><code>D1</code></td>
<td>See Section 5.9</td>
</tr>
</tbody>
</table>

**External Components Notes:**

1. For improved performance, `C4` may be chosen to provide 30° phase shift at the VCO loop filter input.
2. For compatibility with the MX105, capacitors (`C1` - `C4`) may be connected to `V_DD` instead of `V_SS`.
3. For improved de-response time, a diode (`D1`) may be added.
4. Any value load resistance (`R_L`) may be used, providing the maximum load current does not exceed the value given in ‘Maximum Ratings Specifications’.
4. General Description

The MX105A implements a frequency detector with a phase locked loop (PLL) and a lock detector. The voltage controlled oscillator (VCO) center frequency, detection bandwidth, loop filter, and detect filter are all independently controlled by external components.

The MX105A provides a pair of pseudo-sinewave multipliers for splitting the input signal into approximately orthogonal components. These multipliers are implemented with commutating filters (cyclically sampling filters) which translate an in band AC input signal to DC. The commutating loop filter is used as the phase detector of the PLL while the commutating detect filter provides for lock detection. Each pseudo-sinewave has a cyclic form (1 1 0 -1 -1 0) to eliminate low order harmonic responses. The loop filter produces an error signal, which when applied to the VCO input allows frequency locking. A limiter between the loop filter output and the VCO input provides tunable control of the detection bandwidth (BW). Once lock is achieved the detect filter produces a DC value proportional to the input tone amplitude. An internally generated reference is compared to the detect filter output to determine whether the PLL is locked to an input tone. Once lock is determined the internal reference is reduced by 50% to minimize output chatter with marginal input signals.

The sampling clocks of the detect filter lag those of the loop filter by 60°. To improve performance, a capacitor (C4) can be used to phase shift the input to the loop filter by 30°. This shifts all sampling clocks an additional 30° relative to the input tone to phase align the detect filter sampling clocks with the amplitude peaks of the input tone.

Figure 3 shows the sampling clocks relative to an in band input tone; this figure represents the steady state ‘locked’ condition without C4.

![Sampling Clocks of Commutating Filters](image-url)
5. Application

The external components shown in Figure 2 are used to adjust the various performance parameters of the MX105A. The signal-to-noise performance, response time and signal bandwidth are all interrelated factors which should be optimized to meet the requirements of the application.

By selecting component values in accordance with the following formulas, optimum circuit performance is obtained for any given application.

First define the following application parameters:

A. The center frequency to be detected (f₀).
B. The MX105A Minimum Usable Bandwidth (MUBW). This is obtained by taking into account the worst case tolerances on the input tone frequency and variations in the MX105A f₀ due to supply voltage and any temperature effect of the MX105A and its supporting components.
C. The maximum permissible MX105A response time.
D. The minimum input signal amplitude.

Note: Using this information the appropriate component values can be calculated, and the signal-to-noise performance can be read from a chart. Do not add large safety margins for response time and minimum signal amplitude; reasonable margins are already included in the formulas. Excessive margins may result in reduced noise immunity.

5.1 Method for Calculating External Component Values

The examples on the following pages demonstrate the calculation of component values for any given application. For the purpose of the examples, the values below are used:

A. f₀ = 2800 Hz
B. ΔTEMP = 100 °C, ΔV_DD = 1V, Δf_IN = 0.5%
C. Maximum allowed response time = 50ms
D. Minimum input signal amplitude = 200 mV_RMS.

5.2 Define f₀

The components R₁, C₁₁ and C₁₂ set the free running frequency of the VCO and therefore the f₀ of the MX105A. As shown below, the frequency of 2800 Hz corresponds to a capacitor value of 220pF and a resistor value of 385 kΩ. This resistance can be achieved with a 300 kΩ fixed resistor for R₁_F and for R₁_V a 100 kΩ potentiometer. The capacitance of C₁₁ and C₁₂ should include 10-20pF parasitic capacitance due to the device and its package plus any board parasitic capacitance.

\[ f₀ = \frac{1}{K \cdot R₁(C₁₁ + C₁₂)} \Rightarrow R₁ \cdot C₁₁ = \frac{1}{2Kf₀} \]

where: \(K = 2.1 \pm 5\%\)
\(R₁ = (R₁_F + R₁_V)\)

5.3 Calculate Minimum Usable Bandwidth

Minimum Usable Bandwidth (MUBW) is the TOTAL bandwidth required for the following:

A. Input signal frequency tolerance
B. MX105A f₀ temperature coefficient (T_C = 100 ppm/°C)
C. MX105A f₀ supply voltage coefficient (V_C = 5000 ppm/V)

Note: Add A, B and C and express as TOTAL bandwidth, not as a ± percentage (%) value.

\[ \text{MUBW} = Δf₀ + T_C Δ\text{TEMP} + V_C ΔV \]
\[ \text{MUBW} = 0.5 + 0.01 \times 100 + 0.5 \times 1 = 2\% \]

5.4 Calculate The Recommended Operating Bandwidth

\[ \text{BW} = \frac{10 + \text{MUBW}}{2} = \frac{10 + 2}{2} = 6\% \]
5.5 Select R4 for Operating BW

\[ R4 = \frac{4.8 \times \text{BW}}{10.35 - \text{BW}} = \frac{4.8 \times 6}{10.35 - 6} = 6.8k\Omega \]

The exact bandwidth given by any value of R4 will vary slightly. In applications where an exact bandwidth is required, R4 should be a variable resistor to permit adjustment.

5.6 Calculate R2\(\times C2_A\)

\[ R2 \times C2_A = \frac{100}{3 \times f_0 \times \text{BW}} \]

For a frequency of 2800 Hz, a bandwidth of 6%, and a choice of \(C2_A = 0.01\mu\text{F}\) \(\Rightarrow R_V = 200k\Omega\).

Note: Use nearest preferred values.

5.7 Define Maximum Allowed Response Time

The maximum response time (\(T_{ON}\)) is the sum of the VCO lock time (\(T_{LOCK}\)) and the DETECT integration time (\(T_{DETECT}\)). The MX105A's \(T_{ON}\) must not exceed the maximum time allowed for the application, but a value lying near the maximum gives the best S/N performance.

A. Calculate \(T_{LOCK}\)

\[ T_{LOCK} = \frac{150}{f_0 \times \text{BW}} \]

Using the formula above, for a frequency of 2800 Hz and a bandwidth of 6% the approximate Lock time (\(T_{LOCK}\)) will be 9 ms. Since the maximum response time is 50 ms, a DETECT time of 41 ms is allowed.

Note: \(T_{LOCK}\) may vary from near zero to the value given, causing corresponding variations in actual \(T_{ON}\).

B. Calculate Maximum Allowable \(T_{DETECT}\)

\[ T_{DETECT} = T_{ON\text{MAX}} - T_{LOCK} \]

C. Define Minimum Expected Signal Amplitude \((V_{IN\text{MIN}})\)

This is used in calculating \(T_{DETECT}\) components.

5.8 Calculate R3\(\times C3_A\)

\[ R3 \times C3_A = \frac{T_{DETECT}}{-3 \times \ln \left( 1 - \frac{V_{TH}}{V_{IN\text{MIN}}} \right)} \]

where: \(V_{TH}\) is the detect filter sensitivity.

Note:

1. For a signal amplitude of 200 mV RMS, a resistor value R3 of 510 kΩ with a 0.1μF capacitor for \(C3_A\) and \(C3_B\) will yield a \(T_{DETECT}\) time of 20ms. This in turn yields a response time of 9ms + 20 ms = 29ms.
2. Use nearest preferred values.
5.9 Calculate Maximum De-response Time

\[ T_{OFF} = -3 \times \ln \left( \frac{V_{TH}}{V_{INMAX}} \right) R3 \times C3_A \]

where: \( V_{TH} \) is the detect filter sensitivity.

For improved de-response time, a diode (1N914 or similar) can be placed between pins 5 and 6, as shown in Figure 3. The formula and figure below show the approximate time the MX105A will take to turn off after an in-band signal has been removed. The effect of this diode is to greatly reduce the turn-off time with signal input amplitudes greater than 300 mV_{RMS}. This graph is for \( V_{DD} = 5V \); for lower \( V_{DD} \) KDT increases.

\[ T_{OFF} = K_{DT} \times R3 \times C3_A \]

**Figure 4: K_{DT} Factor for T_{OFF} vs. Signal Input Amplitude**
5.10 Calculate Signal to Noise Performance

Worst-case S/N calculations depend on calculation of a value “M” using the formula shown below:

\[ M = \frac{R3 \times C3_A}{3 \times R2 \times C2_A} \]

Substituting example values,

\[ M = \frac{510 \times 0.1}{3 \times 200 \times 0.01} = 8.5 \]

By substituting this value for M in Figure 5, the minimum required S/N of an in-band tone with respect to an adjacent interfering tone can be found. This then has to be increased depending on the input tone amplitude.

![Figure 5: S/N vs. BW Separation](image)

The following formula expresses the reduction in noise immunity as the input signal approaches the detect filter sensitivity \( V_{TH} \).

\[
\text{required } S/N = 20 \log \left( \frac{V_{IN}}{V_{IN} - V_{TH}} \right) + S/N_{Figure 5}
\]

If this S/N is better than required for the application, \( R3 \times C3_A \) can be reduced, or the operating bandwidth can be increased to obtain a faster tone detection time.

If the S/N performance is not adequate, the operating bandwidth can be reduced toward the MUBW, or \( R3C3_A \) can be increased to improve S/N performance at the expense of slower response time.

5.11 Calculate C4 for 30° Phase Shift

Capacitor C4 is used to phase shift the input to the VCO commutating filter by 30°, thereby shifting the sampling clocks by the same amount. This enables the Detect sampling filter to sample and integrate at the maximum and minimum of the input tone.

\[
C4 = \frac{\tan(30^\circ)}{2\pi f_0 \times R_V} = \frac{0.092}{f_0 \times R_V} = 164pF
\]
6. Performance Specification

6.1 Electrical Performance

6.1.1 Absolute Maximum Ratings
Exceeding these maximum ratings can result in damage to the device.

<table>
<thead>
<tr>
<th>General</th>
<th>Min.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply (VDD - VSS)</td>
<td>-0.3</td>
<td>7.0</td>
<td>V</td>
</tr>
<tr>
<td>Voltage on any pin (wrt VSS)</td>
<td>-0.3</td>
<td>VDD + 0.3</td>
<td>V</td>
</tr>
<tr>
<td>Current</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VDD</td>
<td>-30</td>
<td>30</td>
<td>mA</td>
</tr>
<tr>
<td>VSS</td>
<td>-30</td>
<td>30</td>
<td>mA</td>
</tr>
<tr>
<td>Any other pins</td>
<td>-20</td>
<td>20</td>
<td>mA</td>
</tr>
<tr>
<td>Max. Output Switch Load Current</td>
<td>10</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>P/LH/DW Package</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Device Dissipation at TAMB = 25°C</td>
<td>800</td>
<td></td>
<td>mW</td>
</tr>
<tr>
<td>Derating above 25°C</td>
<td>13</td>
<td></td>
<td>mW/°C above 25°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>-40</td>
<td>85</td>
<td>°C</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>-30</td>
<td>85</td>
<td>°C</td>
</tr>
</tbody>
</table>

6.1.2 Operating Limits
Correct operation of the device outside these limits is not implied.

<table>
<thead>
<tr>
<th>Notes</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply (VDD - VSS)</td>
<td>2.7</td>
<td>3.3/5.0</td>
<td>5.5</td>
<td>V</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>-30</td>
<td></td>
<td>85</td>
<td>°C</td>
</tr>
</tbody>
</table>
6.1.3 Operating Characteristics

For the following conditions unless otherwise specified:

\[ V_{DD} = 5.0 \text{ V } @ \ T_{AMB} = 25^\circ \text{C} \]

Load resistance on decoder output = 20kΩ.

<table>
<thead>
<tr>
<th>Static Parameters</th>
<th>Notes</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>( I_{DD} )</td>
<td></td>
<td>1.0</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>Amplifier Input Impedance</td>
<td>160</td>
<td>200</td>
<td>kΩ</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Digital Output Impedance</td>
<td>500</td>
<td>1000</td>
<td>Ω</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Analog Output Impedance</td>
<td>1000</td>
<td>1200</td>
<td>Ω</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Dynamic Parameters</th>
<th>Input Signal</th>
<th>Frequency</th>
<th>40</th>
<th>20,000</th>
<th>Hz</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lowest Must Detect Level</td>
<td>1</td>
<td>30</td>
<td>mV RMS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Highest Will Not Detect Level</td>
<td>1</td>
<td>20</td>
<td>mV RMS</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Highest Will Not Detect ( f_0/2 )</td>
<td>1, 2</td>
<td>30</td>
<td>790</td>
<td>dB</td>
<td>mV RMS</td>
</tr>
<tr>
<td>Highest Will Not Detect 5( (f_0) )</td>
<td>1, 2</td>
<td>20</td>
<td>250</td>
<td>dB</td>
<td>mV RMS</td>
</tr>
</tbody>
</table>

| VCO | Frequency | 3 | 120 | 120,000 | Hz |
| Frequency Stability | 100 | 5000 | ppm/°C | ppm/V |
| BW Limiter | BW Range | 2 | 10 | %\( f_0 \) |
| Amplifier | Open Loop Gain | 60 | dB |
| GBWP | 1.0 | MHz |
| Closed Loop Gain | 0 | dB |
| Detect Commutating Filter | Sensitivity (\( V_{TH} \)) | 1 | 25 | mV RMS |

Operating Characteristics Notes:

1. Multiply by \( V_{DD} /5 \) for other supply values.
2. The reference level is \( V_{TH} \). The following formula converts dB to mV RMS:

\[
\text{mV RMS} = 10^{(\text{dB}/20)} \times V_{TH}
\]
3. Observing pins 13, 14, or 15 (DW/J package) will cause a frequency shift due to additional loading. If tuning center frequency by observing oscillator, design in a buffer amplifier between pin 15 and probe/calibration point and tune with no input signal. Otherwise, tune by observing detect output band edges while sweeping input signal. VCO center frequency is 6\( (f_0) \) at pin 15 while it is 3\( (f_0) \) at pins 13 and 14.
6.2 Packaging

**Figure 6:** 16-pin SOIC Mechanical Outline: *Order as part no. MX105ADW*

**Figure 7:** 16-pin PDIP Mechanical Outline: *Order as part no. MX105AP*
Figure 8: 24-pin PLCC Mechanical Outline: Order as part no. MX105ALH

Package Tolerances

<table>
<thead>
<tr>
<th>DIM.</th>
<th>MIN.</th>
<th>TYP.</th>
<th>MAX.</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>0.380 (9.61)</td>
<td>0.409 (10.40)</td>
<td></td>
</tr>
<tr>
<td>B</td>
<td>0.380 (9.61)</td>
<td>0.409 (10.40)</td>
<td></td>
</tr>
<tr>
<td>C</td>
<td>0.128 (3.25)</td>
<td>0.146 (3.70)</td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>0.417 (10.60)</td>
<td>0.435 (11.05)</td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>0.417 (10.60)</td>
<td>0.435 (11.05)</td>
<td></td>
</tr>
<tr>
<td>F</td>
<td>0.250 (6.35)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>G</td>
<td>0.250 (6.35)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>H</td>
<td>0.023 (0.58)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>J</td>
<td>0.018 (0.45)</td>
<td>0.022 (0.55)</td>
<td></td>
</tr>
<tr>
<td>K</td>
<td>0.047 (1.19)</td>
<td>0.048 (1.22)</td>
<td></td>
</tr>
<tr>
<td>P</td>
<td>0.049 (1.24)</td>
<td>0.051 (1.30)</td>
<td></td>
</tr>
<tr>
<td>T</td>
<td>0.006 (0.152)</td>
<td>0.009 (0.22)</td>
<td></td>
</tr>
<tr>
<td>W</td>
<td>30°</td>
<td>45°</td>
<td></td>
</tr>
<tr>
<td>Y</td>
<td>6°</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

NOTE: All dimensions in inches (mm.)
Angles are in degrees.
CML Product Data

In the process of creating a more global image, the three standard product semiconductor companies of CML Microsystems Plc (Consumer Microcircuits Limited (UK), MX-COM, Inc (USA) and CML Microcircuits (Singapore) Pte Ltd) have undergone name changes and, whilst maintaining their separate new names (CML Microcircuits (UK) Ltd, CML Microcircuits (USA) Inc and CML Microcircuits (Singapore) Pte Ltd), now operate under the single title CML Microcircuits.

These companies are all 100% owned operating companies of the CML Microsystems Plc Group and these changes are purely changes of name and do not change any underlying legal entities and hence will have no effect on any agreements or contacts currently in force.

CML Microcircuits Product Prefix Codes

Until the latter part of 1996, the differentiator between products manufactured and sold from MXCOM, Inc. and Consumer Microcircuits Limited were denoted by the prefixes MX and FX respectively. These products use the same silicon etc. and today still carry the same prefixes. In the latter part of 1996, both companies adopted the common prefix: CMX.

This notification is relevant product information to which it is attached.

CML Microcircuits (USA) [formerly MX-COM, Inc.] Product Textual Marking

On CML Microcircuits (USA) products, the ‘MX-COM’ textual logo is being replaced by a ‘CML’ textual logo.

Company contact information is as below:

CML Microcircuits (UK) Ltd

Oval Park, Langford, Maldon, Essex, CM9 6WG, England
Tel: +44 (0)1621 875500
Fax: +44 (0)1621 875600
uk.sales@cmlmicro.com
www.cmlmicro.com

CML Microcircuits (USA) Inc.

4800 Bethania Station Road, Winston-Salem, NC 27105, USA
Tel: +1 336 744 5050
Fax: +1 336 744 5054
us.sales@cmlmicro.com
www.cmlmicro.com

CML Microcircuits (Singapore) Pte Ltd

No 2 Kallang Pudding Road, 09-05/06 Mactech Industrial Building,
Singapore 349307
Tel: +65 7450426
Fax: +65 7452917
sg.sales@cmlmicro.com
www.cmlmicro.com

D/CML (D)/2 May 2002