#### X86 is Turing-Complete without Data Fetches 15:11

by Chris Domas

One might expect that to compute, we must first somehow access data. Even the most primitive Turing tarpits generally provide some type of load and store operation. It may come as a surprise, then, that most modern architectures are Turing-complete without reading data at all!

We begin with the (somewhat uninspiring) observation that the effect of any traditional data fetch can be accomplished with a pure instruction fetch instead.

data:

.dword 0xdeadc0de mov eax, [data]

That fetch in pure code would be a move sourced from an immediate value.

eax, 0xdeadc0de mov

With this, let us then model memory as an array of "fetch cells," which load data through instruction fetches alone.

0011_0.		
mov	eax,	0xdeadc0de
jmp	esi	
cell_1:		
mov	eax,	Oxfeedface
jmp	esi	
cell_2:		
mov	eax,	0xcafed00d
jmp	esi	

So to read a memory cell, without a data fetch, we'll jmp to these cells after saving a return address. By using a jmp, rather than a traditional function call, we can avoid the indirect data fetches from the stack that occur during a ret.

mov	esi, mret	load return address
jmp	cell_2	load cell 2
mret:		return

A data write, then, could simply modify the immediate used in the read instruction.

[cell 1+1]. 0xcOffee set cell 1 mov

Of course, for a proof of concept, we should actually compute something, without reading data. As is typical in this situation, the BrainFuck language is an ideal candidate for implementation - our fetch cells can be easily adapted to fit the BF memory model.

Reads from the BF memory space are performed

through a jmp to the BF data cell, which loads an immediate, and jumps back. Writes to the BF memory space are executed as self modifying code, overwriting the immediate value loaded by the data cell. To satisfy our "no data fetch" requirement, we should implement the BrainFuck interpreter without a stack. The I/O BF instructions (. and ,), which use an int 0x80, will, at some point, use data reads of course, but this is merely a result of the Linux implementation of I/O.

First, let us create some macros to help with the simulated data fetches:

%macro sime	all 1
mov	esi, %%retsim
jmp	%1
%%retsim:	
%endmacro	
%macro simf	etch 2
mov	edi, %2
shl	edi. 3
add	edi, %1
mov	esi. %%retsim
imp	edi
%%retsim:	
%endmacro	
%macro simw:	rite 2
mov	edi, %2
shl	edi, 3
add	edi, %1+1
mov	[edi], eax
%%retsim:	
9/	

Next, we'll compose the skeleton of a basic BF interpreter:

```
_start:
execute
 simcall
            fetch_ip
 simfetch
            program, eax
            al, 0
 cmp
            .exit
 je
            al, '>'
 cmp
            .increment_dp
 je
 cmp
            al. '<'
            .decrement_dp
 je
            al, '+'
 cmp
            .increment_data
 je
            al, '-'
 cmp
            .decrement_data
 je
 cmp
            al, '['
            .forward
 je
            al, ']'
 cmp
            .backward
 ie
            done
 jmp
```

Then, we'll implement each BF instruction without data fetches.

.increment_dp:		
simcall	fetch_dp	
inc	eax	
mov	[dp], eax	
jmp	.done	

#### .decrement\_dp: simcall fetch\_dp dec eax mov [dp], eax jmp .done

.increment_data:		
simcall	fetch_dp	
mov	edx, eax	
simfetch	data, edx	
inc	eax	
simwrite	data, edx	
jmp	.done	

## .decrement\_data:

simcall	fetch_dp
mov	edx, eax
simfetch	data, edx
dec	eax
simwrite	data, edx
jmp	.done

### .forward: simcall fetch\_dp simfetch data, eax cmp al, 0

omp	u1, 0
jne	.done
mov	ecx, 1

#### .forward.seek: simcall fetch\_ip inc eax mov [ip], eax simfetch program, eax cmp al, ']' .forward.seek.dec al, '[' je cmp je .forward.seek.inc jmp .forward.seek .forward.seek.inc: inc ecx jmp .forward.seek .forward.seek.dec: dec ecx cmp ecx, 0 .done je jmp .forward.seek

.backward:	
simcall	fetch_dp
simfetch	data, eax
cmp	al, 0
je	.done
mov	ecx, 1
.backward.s	eek:
simcall	fetch_ip
dec	eax
mov	[ip], eax
simfetch	program, eax
cmp	al, '['
je	.backward.seek.dec
cmp	al, ']'
je	.backward.seek.inc
jmp	backward.seek
.backward.s	eek.inc:
inc	ecx
jmp	.backward.seek
.backward.s	eek.dec:
dec	ecx
cmp	ecx, O
je	.done
jmp	.backward.seek
.done:	
simcall	fetch ip
inc	eax
mov	[in], eax
imp	.execute
JP	
.exit:	
mov	eax, 1
mov	ebx, O
int	0x80

Finally, let us construct the unusual memory tape and system state. In its data-fetchless form, it looks like this.

# fetch\_ip:

db	0xb8	mov eax, xxxxxxxx
ip:		
dd	0	
jmp	esi	
fetch_dp:		
db	0xb8	mov eax, xxxxxxxx
dp:		
dd	0	
jmp	esi	
data:		
times	30000 \	
db	0xb8, 0, 0, 0,	mov eax, xxxxxxxx, jmp
	0, 0xff, 0xe6, 0x90	esi, nop
program:		, <b>*</b>
times	30000 \	
db	0xb8, 0, 0, 0,	mov eax, xxxxxxxx, imp
	0, 0xff, 0xe6, 0x90	esi, nop
		/ 🔺

For brevity, we've omitted the I/O functionality from this description, but the complete interpreter source code is available.<sup>43</sup>

And behold! a functioning Turing machine on x86, capable of execution without ever touching the data read pipeline. Practical applications are nonexistent.

 $<sup>^{43} \</sup>texttt{git clone https://github.com/xoreaxeax/tiresias} ~ \texttt{||} ~ \texttt{unzip pocorgtfo15.pdf tiresias.zip}$