

DS1033 3–in–1 Low Voltage Silicon Delay Line

FEATURES

- All-silicon timing circuit
- Three independent buffered delays
- Initial delay tolerance ±1.5 ns
- Stable and precise over temperature and voltage
- Leading and trailing edge precision preserves the input symmetry
- Standard 8-pin DIP, 8-pin SOIC
- Vapor phasing, IR and wave solderable
- Available in Tape and Reel

IN1	1	8	V _{CC}			
IN2 🗌	2	7	OUT1			
IN3 🗌	3	6	OUT2			
GND 🗌	4	5	OUT3			
DS1033M 8–PIN DIP See Mech. Drawings Section						

PIN ASSIGNMENT

IN1 📖	1	8		V _{CC}
IN2 📖	2	7		OUT1
IN3 📖	3	6		OUT2
GND 📖	4	5		OUT3
DS1033Z See		N SOI h. Dra ction	IC (1 wing	50 MIL) Is

PIN DESCRIPTION

IN1–IN3	-	Input Signals
OUT1-OUT3	_	Output Signals
NC	-	No Connection
V _{CC}	-	Supply Voltage
GND	-	Ground
(Sub)	-	Internal substrate connection, do
		not make any external connec- tions to these pins

delay line solution. The DS1033's nominal tolerance is

 ± 1.5 ns and an additional tolerance over temperature

and voltage of $\pm 1.0~\text{ns}$ for the faster delays. Detailed

Standard delay values are indicated in Table 1. Cus-

tomers may contact Dallas Semiconductor at

specifications are shown in Table 1.

(972) 371-4348 for further information.

DESCRIPTION

The DS1033 series is a low–power +3.3 Volt version of the DS1035. It is characterized for operation over the range of 2.7V to 3.6V.

The DS1033 series of delay lines have three independent logic buffered delays in a single package. It is available in a standard 8–pin DIP, 150 Mil 8–pin Mini–SOIC.

The device features precise leading and trailing edge accuracies. It has the inherent reliability of an all-silicon

LOGIC DIAGRAM Figure 1



ONE OF THREE

PART NUMBER DELAY TABLE (t_{PLH}, t_{PHL}) Table 1

PART NUMBER	DELAY PER OUTPUT (ns)	INITIAL TOLERANCE	TOLERANCE OVER TEMPERATURE AND VOLTAGE (note 2)			
	(note 1)	(note 1)	$\textbf{V}_{\textbf{CC}}\textbf{=3.3V}\pm\textbf{0.3V}$	V _{CC} =2.7V		
DS1033-8	8/8/8	±1.5 ns	±1.0 ns	±1.5 ns		
DS1033-10	10/10/10	±1.5 ns	±1.0 ns	±1.5 ns		
DS1033-12	12/12/12	±1.5 ns	±1.0 ns	±1.5 ns		
DS1033-15	15/15/15	±1.5 ns	±1.5 ns	±2.0 ns		
DS1033–20	20/20/20	±1.5 ns	±1.5 ns	±2.5 ns		
DS1033–25	25/25/25	±2.0 ns	±2.0 ns	±3.5 ns		
DS1033–30	30/30/30	±2.0 ns	±2.0 ns	±5.0 ns		

NOTES:


- 1. Nominal conditions are +25°C and V_{CC}=+3.3 volts.
- 2. Temperature range of $0^{\circ}C$ to $70^{\circ}C$.
- 3. Delay accuracy is for both leading and trailing edges.

021798 2/6

TEST SETUP DESCRIPTION

Figure 2 illustrates the hardware configuration used for measuring the timing parameters of the DS1033. The input waveform is produced by a precision pulse generator under software control. Time delays are measured by a time interval counter (20 ps resolution) connected to the output. The DS1033 output taps are selected and connected to the interval counter by a VHF switch control unit. All measurements are fully automated with each instrument controlled by the computer over an IEEE 488 bus.

DS1033 TEST CIRCUIT Figure 2



021798 3/6

DS1033

ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground

Operating Temperature Storage Temperature Soldering Temperature Short Circuit Output Current -1.0V to +6.0V 0°C to 70°C -55°C to +125°C 260°C for 10 seconds 50 mA for 1 second

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

DC ELECTRICAL CHARACTERISTICS				(T _A =0°C to 70°C			
PARAMETER	SYMBOL	TEST CONDITION	MIN	ТҮР	МАХ	UNITS	
Supply Voltage	V _{CC}		2.7	3.3	3.6	V	
Active Current	I _{CC}	V _{CC} =3.6V Period=1µs			25	mA	
High Level Input Voltage	V _{IH}		2.0		V _{CC} +0.5	V	
Low Level Input Voltage	VIL		-0.5		0.8	V	
Input Leakage	١L	0V <u><</u> V _I ≤V _{CC}	-1.0		1.0	μA	
High Level Output Current	I _{ОН}	V _{CC} =2.7V V _{OH} =2V			-1.0	mA	
Low Level Output Current	I _{OL}	V _{CC} =2.7V V _{OL} =0.4V	8			mA	

AC ELECTRICAL CHARACTERISTICS

(T₄=+25°C)

						(1A-120 0
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Period	t _{PERIOD}	2 (t _{WI})			ns	2
Input Pulse Width	t _{WI}	100% of Tap Delay			ns	2
Input-to-Tap Output Delay	t _{PLH,} t _{PHL}		Table 1		ns	
Output Rise or Fall Time	t _{OR} , t _{OF}		2.0 3.0	2.5 3.5	ns ns	3 4
Power–up Time	t _{PU}			100	ms	

CAPACITANCE

CAPACITANCE					(t _A =25°C)	
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C _{IN}			10	pF	


TEST CONDITIONS

Ambient Temperature: $25^{\circ}C \pm 3^{\circ}C$ Supply Voltage (V_{CC}): $3.3V \pm 0.1V$ Input Pulse: High: $3.0V \pm 0.1V$ Low: $0.0V \pm 0.1V$ Source Impedance: 50Ω Max. Rise and Fall Time: 3.0 ns Max. – Measured between 0.6V and 2.4V. Pulse Width: 500 ns Pulse Period: 1 µs Output Load Capacitance: 15 pF Output: Each output is loaded with the equivalent of one 74F04 input gate.

Data is measured at the 1.5V level on the rising and falling edges.

Note: The above conditions are for test only and do not restrict the devices under other data sheet conditions.

TIMING DIAGRAM



NOTES:

- 1. All voltages are referenced to ground.
- 2. Pulse width and duty cycle specifications may be exceeded, however, accuracy will be application sensitive with respect to de-coupling, layout, etc.
- 3. $V_{CC}\text{=}3.3V\pm$ 10%.
- 4. V_{CC}=2.7V.

TERMINOLOGY

Period: The time elapsed between the leading edge of the first pulse and the leading edge of the following pulse.

 t_{WI} (Pulse Width): The elapsed time on the pulse between the 1.5 volt point on the leading edge and the 1.5 volt point on the trailing edge or the 1.5 volt point on the trailing edge and the 1.5 volt point on the leading edge.

 $t_{\mbox{RISE}}$ (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the input pulse.

 t_{FALL} (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge on the input pulse.

 $t_{\mbox{\rm PLH}}$ (Time Delay, Rising): The elapsed time between the 1.5 volt point on the leading edge of the input pulse and the 1.5 volt point on the leading edge of the output pulse.

 t_{PHL} (Time Delay, Falling): The elapsed time between the 1.5 volt point on the falling edge of the input pulse and the 1.5 volt point on the falling edge of the output pulse.

021798 6/6