FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Replaces 512K x 8 volatile static RAM, EEPROM or Flash memory
- Unlimited write cycles
- Low-power CMOS
- Read and write access times as fast as 70 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full ±10% V_{CC} operating range (DS1250Y)
- Optional ±5% V_{CC} operating range (DS1250AB)
- Optional industrial temperature range of -40°C to +85°C, designated IND
- JEDEC standard 32-pin DIP package
- New PowerCap Module (PCM) package
  - Directly surface-mountable module
  - Replaceable snap-on PowerCap provides lithium backup battery
  - Standardized pinout for all nonvolatile SRAM products
  - Detachment feature on PCM allows easy removal using a regular screwdriver

PIN ASSIGNMENT

<table>
<thead>
<tr>
<th>A18</th>
<th>A17</th>
<th>A16</th>
<th>A15</th>
<th>A14</th>
<th>A13</th>
<th>A12</th>
<th>A11</th>
<th>A10</th>
<th>A9</th>
<th>A8</th>
<th>A7</th>
<th>A6</th>
<th>A5</th>
<th>A4</th>
<th>A3</th>
<th>A2</th>
<th>A1</th>
<th>A0</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
<td>24</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>20</td>
<td>19</td>
<td>18</td>
<td>17</td>
<td>16</td>
<td>15</td>
<td>14</td>
<td>13</td>
</tr>
<tr>
<td>V_{CC}</td>
<td>DQ7</td>
<td>DQ6</td>
<td>DQ5</td>
<td>DQ4</td>
<td>DQ3</td>
<td>DQ2</td>
<td>DQ1</td>
<td>GND</td>
<td>A15</td>
<td>A16</td>
<td>A17</td>
<td>V_{CC}</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
<td>NC</td>
</tr>
</tbody>
</table>

PIN DESCRIPTION

A0 – A18 – Address Inputs
DQ0 – DQ7 – Data In/Data Out
CE – Chip Enable
WE – Write Enable
OE – Output Enable
V_{CC} – Power (+5V)
GND – Ground
NC – No Charge
DESCRIPTION
The DS1250 4096K Nonvolatile SRAMs are 4,194,304–bit, fully static, nonvolatile SRAMs organized as 524,288 words by 8 bits. Each complete NV SRAM has a self–contained lithium energy source and control circuitry which constantly monitors V CC for an out–of–tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. DIP–package DS1250 devices can be used in place of existing 512K x 8 static RAMs directly conforming to the popular byte–wide 32–pin DIP standard. DS1250 devices in the PowerCap Module package are directly surface mountable and are normally paired with a DS9034PC PowerCap to form a complete Nonvolatile SRAM module. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

READ MODE
The DS1250 devices execute a read cycle whenever WE (Write Enable) is inactive (high) and CE (Chip Enable) and OE (Output Enable) are active (low). The unique address specified by the 19 address inputs (A0 – A18) defines which of the 524,288 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t ACC (Access Time) after the last address input signal is stable, providing that CE and OE access times are also satisfied. If CE and OE access times are not satisfied, then data access must be measured from the later occurring signal (CE or OE) and the limiting parameter is either t CO for CE or t OE for CE rather than address access.

WRITE MODE
The DS1250 devices execute a write cycle whenever the WE and CE signals are active (low) after address inputs are stable. The later occurring falling edge of CE or WE will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of CE or WE. All address inputs must be kept valid throughout the write cycle. WE must return to the high state for a minimum recovery time (t WR ) before another cycle can be initiated. The CE control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (CE and OE active) then WE will disable the outputs in t ODW from its falling edge.

DATA RETENTION MODE
The DS1250AB provides full functional capability for V CC greater than 4.75 volts and write protects by 4.5 volts. The DS1250Y provides full functional capability for V CC greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of V CC without any additional support circuitry. The nonvolatile static RAMs constantly monitor V CC. Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become “don’t care,” and all outputs become high impedance. As V CC falls below approximately 3.0 volts, a power switching circuit connects the lithium energy source to RAM to retain data. During power–up, when V CC rises above approximately 3.0 volts, the power switching circuit connects external V CC to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V CC exceeds 4.75 volts for the DS1250AB and 4.5 volts for the DS1250Y.

FRESHNESS SEAL
Each DS1250 device is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When V CC is first applied at a level greater than 4.25 volts, the lithium energy source is enabled for battery back–up operation.

PACKAGES
The DS1250 devices are available in two packages: 32–pin DIP and 34–pin PowerCap Module (PCM). The 32–pin DIP integrates a lithium battery, an SRAM memory and a nonvolatile control function into a single package with a JEDEC–standard 600 mil DIP pinout. The 34–pin PowerCap Module integrates SRAM memory and nonvolatile control along with contacts for connection to the lithium battery in the DS9034PC PowerCap. The PowerCap Module package design allows a DS1250 PCM device to be surface mounted without subjecting its lithium backup battery to destructive high–temperature reflow soldering. After a DS1250 PCM is reflow soldered, a DS9034PC PowerCap is snapped on top of the PCM to form a complete Nonvolatile SRAM module. The DS9034PC is keyed to prevent improper attachment. DS1250 PowerCap Modules and DS9034PC PowerCaps are ordered separately and shipped in separate containers. See the DS9034PC data sheet for further information.
ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground: -0.3V to +7.0V
Operating Temperature: 0°C to 70°C, -40°C to +85°C for Ind parts
Storage Temperature: -40°C to +70°C, -40°C to +85°C for Ind parts
Soldering Temperature: 260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (tA: See Note 10)

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS1250AB Power Supply Voltage</td>
<td>VCC</td>
<td>4.75</td>
<td>5.0</td>
<td>5.25</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>DS1250Y Power Supply Voltage</td>
<td>VCC</td>
<td>4.5</td>
<td>5.0</td>
<td>5.5</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Logic 1</td>
<td>VIH</td>
<td>2.2</td>
<td></td>
<td>VCC</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Logic 0</td>
<td>VIL</td>
<td>0.0</td>
<td></td>
<td>+0.8</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

DC ELECTRICAL CHARACTERISTICS

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Leakage Current</td>
<td>IIL</td>
<td>-1.0</td>
<td></td>
<td>+1.0</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>I/O Leakage Current CE ≥ VIH ≤ VCC</td>
<td>IIO</td>
<td>-1.0</td>
<td></td>
<td>+1.0</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td>Output Current @ 2.4V</td>
<td>IOH</td>
<td>-1.0</td>
<td></td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Output Current @ 0.4V</td>
<td>IOL</td>
<td>2.0</td>
<td></td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Standby Current CE=2.2V</td>
<td>ICCS1</td>
<td>5.0</td>
<td>10.0</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Standby Current CE=VCC–0.5V</td>
<td>ICCS2</td>
<td>3.0</td>
<td>5.0</td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Operating Current</td>
<td>ICCO1</td>
<td>85</td>
<td></td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Write Protection Voltage (DS1250AB)</td>
<td>VTP</td>
<td>4.50</td>
<td>4.62</td>
<td>4.75</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Write Protection Voltage (DS1250Y)</td>
<td>VTP</td>
<td>4.25</td>
<td>4.37</td>
<td>4.5</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>

CAPACITANCE

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Capacitance</td>
<td>CIN</td>
<td>5</td>
<td>10</td>
<td></td>
<td>pF</td>
<td></td>
</tr>
<tr>
<td>Input/Output Capacitance</td>
<td>CI/O</td>
<td>5</td>
<td>10</td>
<td></td>
<td>pF</td>
<td></td>
</tr>
</tbody>
</table>
## AC ELECTRICAL CHARACTERISTICS

(V\textsubscript{CC}=5V ±5% for DS1250AB)  
(V\textsubscript{CC}=5V ±10% for DS1250Y)  

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>DS1250AB–70</th>
<th>DS1250Y–70</th>
<th>DS1250AB–100</th>
<th>DS1250Y–100</th>
<th>UNITS</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read Cycle Time</td>
<td>t\textsubscript{RC}</td>
<td>70</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Access Time</td>
<td>t\textsubscript{ACC}</td>
<td>70</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>OE to Output Valid</td>
<td>t\textsubscript{OE}</td>
<td>35</td>
<td>50</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>CE to Output Valid</td>
<td>t\textsubscript{CO}</td>
<td>70</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>OE or CE to Output Active</td>
<td>t\textsubscript{COE}</td>
<td>5</td>
<td>5</td>
<td></td>
<td></td>
<td>ns</td>
<td>5</td>
</tr>
<tr>
<td>Output High Z from Deselection</td>
<td>t\textsubscript{OD}</td>
<td>25</td>
<td>35</td>
<td></td>
<td></td>
<td>ns</td>
<td>5</td>
</tr>
<tr>
<td>Output Hold from Address Change</td>
<td>t\textsubscript{OH}</td>
<td>5</td>
<td>5</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Write Cycle Time</td>
<td>t\textsubscript{WC}</td>
<td>70</td>
<td>100</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Write Pulse Width</td>
<td>t\textsubscript{WP}</td>
<td>55</td>
<td>75</td>
<td></td>
<td></td>
<td>ns</td>
<td>3</td>
</tr>
<tr>
<td>Address Setup Time</td>
<td>t\textsubscript{AW}</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td>Write Recovery Time</td>
<td>t\textsubscript{WR1}</td>
<td>5</td>
<td>5</td>
<td></td>
<td></td>
<td>ns</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td>t\textsubscript{WR2}</td>
<td>15</td>
<td>15</td>
<td></td>
<td></td>
<td>ns</td>
<td>13</td>
</tr>
<tr>
<td>Output High Z from WE</td>
<td>t\textsubscript{ODW}</td>
<td>25</td>
<td>35</td>
<td></td>
<td></td>
<td>ns</td>
<td>5</td>
</tr>
<tr>
<td>Output Active from WE</td>
<td>t\textsubscript{OEW}</td>
<td>5</td>
<td>5</td>
<td></td>
<td></td>
<td>ns</td>
<td>5</td>
</tr>
<tr>
<td>Data Setup Time</td>
<td>t\textsubscript{OS}</td>
<td>30</td>
<td>40</td>
<td></td>
<td></td>
<td>ns</td>
<td>4</td>
</tr>
<tr>
<td>Data Hold Time</td>
<td>t\textsubscript{DH1}</td>
<td>0</td>
<td>0</td>
<td></td>
<td></td>
<td>ns</td>
<td>12</td>
</tr>
<tr>
<td></td>
<td>t\textsubscript{DH2}</td>
<td>10</td>
<td>10</td>
<td></td>
<td></td>
<td>ns</td>
<td>13</td>
</tr>
</tbody>
</table>
READ CYCLE

WRITE CYCLE 1

SEE NOTE 1

SEE NOTES 2, 3, 4, 6, 7, 8, AND 12
WRITE CYCLE 2

POWER–DOWN/POWER–UP CONDITION

SEE NOTES 2, 3, 4, 6, 7, 8, AND 13

SEE NOTE 11
### POWER–DOWN/POWER–UP TIMING

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>CE, WE at V\text{IH} before Power–Down</td>
<td>t_{PD}</td>
<td>0</td>
<td></td>
<td></td>
<td>µs</td>
<td>11</td>
</tr>
<tr>
<td>\text{VCC} Slew from V\text{TP} to 0V</td>
<td>t_{F}</td>
<td>300</td>
<td></td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>\text{VCC} Slew from 0V to V\text{TP}</td>
<td>t_{R}</td>
<td>300</td>
<td></td>
<td></td>
<td>µs</td>
<td></td>
</tr>
<tr>
<td>CE, WE at V\text{IH} after Power–Up</td>
<td>t_{REC}</td>
<td>2</td>
<td></td>
<td>125</td>
<td>ms</td>
<td></td>
</tr>
</tbody>
</table>

\[(t_{A} = 25°C)\]

### Expected Data Retention Time

<table>
<thead>
<tr>
<th>PARAMETER</th>
<th>SYMBOL</th>
<th>MIN</th>
<th>TYP</th>
<th>MAX</th>
<th>UNITS</th>
<th>NOTES</th>
</tr>
</thead>
<tbody>
<tr>
<td>Expected Data Retention Time</td>
<td>t_{DR}</td>
<td>10</td>
<td></td>
<td></td>
<td>years</td>
<td>9</td>
</tr>
</tbody>
</table>

\[(t_{A} = 25°C)\]

---

**WARNING:**
Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

**NOTES:**
1. \(\text{WE}\) is high for a Read Cycle.
2. \(\text{OE} = \text{V}_{\text{IH}}\) or \(\text{V}_{\text{IL}}\). If \(\text{OE} = \text{V}_{\text{IH}}\) during write cycle, the output buffers remain in a high impedance state.
3. \(t_{WP}\) is specified as the logical AND of \(\text{CE}\) and \(\text{WE}\). \(t_{WP}\) is measured from the latter of \(\text{CE}\) or \(\text{WE}\) going low to the earlier of \(\text{CE}\) or \(\text{WE}\) going high.
4. \(t_{DH}, t_{DS}\) are measured from the earlier of \(\text{CE}\) or \(\text{WE}\) going high.
5. These parameters are sampled with a 5 pF load and are not 100% tested.
6. If the \(\text{CE}\) low transition occurs simultaneously with or latter than the \(\text{WE}\) low transition, the output buffers remain in a high impedance state during this period.
7. If the \(\text{CE}\) high transition occurs prior to or simultaneously with the \(\text{WE}\) high transition, the output buffers remain in high impedance state during this period.
8. If \(\text{WE}\) is low or the \(\text{WE}\) low transition occurs prior to or simultaneously with the \(\text{CE}\) low transition, the output buffers remain in a high impedance state during this period.
9. Each DS1250 has a built–in switch that disconnects the lithium source until \(\text{V}_{\text{CC}}\) is first applied by the user. The expected \(t_{DR}\) is defined as accumulative time in the absence of \(\text{V}_{\text{CC}}\) starting from the time power is first applied by the user.
10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is –40°C to +85°C.
11. In a power–down condition the voltage on any pin may not exceed the voltage on \(\text{V}_{\text{CC}}\).
12. \(t_{WR1}\) and \(t_{OH1}\) are measured from \(\text{WE}\) going high.
13. \(t_{WR2}\) and \(t_{OH2}\) are measured from \(\text{CE}\) going high.
14. DS1250 DIP modules are recognized by Underwriters Laboratory (U.L.®) under file E99151. DS1250 PowerCap modules are pending U.L. review. Contact the factory for status.
**DC TEST CONDITIONS**
Outputs Open
Cycle = 200 ns for operating current
All voltages are referenced to ground

**AC TEST CONDITIONS**
Output Load: 100 pF + 1 TTL Gate
Input Pulse Levels: 0 – 3.0V
Timing Measurement Reference Levels
Input: 1.5V
Output: 1.5V
Input pulse Rise and Fall Times: 5 ns

**ORDERING INFORMATION**

**DS1250Y/AB NONVOLATILE SRAM 32–PIN 740 MIL EXTENDED DIP MODULE**

<table>
<thead>
<tr>
<th>PKG</th>
<th>32–PIN</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIM</td>
<td>MIN</td>
</tr>
<tr>
<td>A IN</td>
<td>1.680</td>
</tr>
<tr>
<td>MM</td>
<td>42.67</td>
</tr>
<tr>
<td>B IN</td>
<td>0.720</td>
</tr>
<tr>
<td>MM</td>
<td>18.29</td>
</tr>
<tr>
<td>C IN</td>
<td>0.355</td>
</tr>
<tr>
<td>MM</td>
<td>9.02</td>
</tr>
<tr>
<td>D IN</td>
<td>0.080</td>
</tr>
<tr>
<td>MM</td>
<td>2.03</td>
</tr>
<tr>
<td>E IN</td>
<td>0.015</td>
</tr>
<tr>
<td>MM</td>
<td>0.38</td>
</tr>
<tr>
<td>F IN</td>
<td>0.120</td>
</tr>
<tr>
<td>MM</td>
<td>3.05</td>
</tr>
<tr>
<td>G IN</td>
<td>0.009</td>
</tr>
<tr>
<td>MM</td>
<td>2.29</td>
</tr>
<tr>
<td>H IN</td>
<td>0.590</td>
</tr>
<tr>
<td>MM</td>
<td>14.59</td>
</tr>
<tr>
<td>J IN</td>
<td>0.008</td>
</tr>
<tr>
<td>MM</td>
<td>0.20</td>
</tr>
<tr>
<td>K IN</td>
<td>0.015</td>
</tr>
<tr>
<td>MM</td>
<td>0.38</td>
</tr>
</tbody>
</table>
### DS1250Y/AB NONVOLATILE SRAM, 34–PIN POWERCAP MODULE

<table>
<thead>
<tr>
<th>PKG DIM</th>
<th>INCHES</th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>MIN</td>
<td>NOM</td>
<td>MAX</td>
</tr>
<tr>
<td></td>
<td>0.920</td>
<td>0.925</td>
<td>0.930</td>
</tr>
<tr>
<td>B</td>
<td>0.980</td>
<td>0.985</td>
<td>0.990</td>
</tr>
<tr>
<td>C</td>
<td>–</td>
<td>–</td>
<td>0.080</td>
</tr>
<tr>
<td>D</td>
<td>0.052</td>
<td>0.055</td>
<td>0.058</td>
</tr>
<tr>
<td>E</td>
<td>0.048</td>
<td>0.050</td>
<td>0.052</td>
</tr>
<tr>
<td>F</td>
<td>0.015</td>
<td>0.020</td>
<td>0.025</td>
</tr>
<tr>
<td>G</td>
<td>0.020</td>
<td>0.025</td>
<td>0.030</td>
</tr>
</tbody>
</table>

**TOP VIEW**

**SIDE VIEW**

**BOTTOM VIEW: REFERENCE ONLY**

Components and placements may differ from those shown.
**ASSEMBLY AND USE**

*Reflow soldering*

Dallas Semiconductor recommends that PowerCap Module bases experience one pass through solder reflow oriented label–side up (live–bug).

*Hand soldering and touch–up*

Do not touch soldering iron to leads for more than 3 seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove part, apply flux, heat pad until solder reflows, and use a solder wick.

*LPM replacement in a socket*

To replace a Low Profile Module in a 68–pin PLCC socket, attach a DS9034PC PowerCap to a module base then insert the complete module into the socket one row of leads at a time, pressing only on the corners of the cap. Never apply force to the center of the device. To remove from a socket, use a PLCC extraction tool and ensure that it does not hit or damage any of the module IC components. Do not use any other tool for extraction.
RECOMMENDED POWERCAP MODULE LAND PATTERN

<table>
<thead>
<tr>
<th>PKG DIM</th>
<th>INCHES</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>–</td>
</tr>
<tr>
<td>B</td>
<td>0.826</td>
</tr>
<tr>
<td>C</td>
<td>0.050</td>
</tr>
<tr>
<td>D</td>
<td>0.030</td>
</tr>
<tr>
<td>E</td>
<td>0.112</td>
</tr>
</tbody>
</table>

RECOMMENDED POWERCAP MODULE SOLDER STENCIL

<table>
<thead>
<tr>
<th>PKG DIM</th>
<th>INCHES</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>–</td>
</tr>
<tr>
<td>B</td>
<td>0.890</td>
</tr>
<tr>
<td>C</td>
<td>0.050</td>
</tr>
<tr>
<td>D</td>
<td>0.030</td>
</tr>
<tr>
<td>E</td>
<td>0.080</td>
</tr>
</tbody>
</table>