

DS129x Eliminator

1 24

FEATURES

- Replaces 8 or 16 hard-to-get-at manual switches
- Options printed circuit board via software
- Modular expansion by cascading packages
- · Set or interrogate with only three signals
- Requires no pull-up resistors
- Links to system bus with the DS1206 Phantom Serial Interface Chip
- Low-power CMOS
- · Switch setting changes occur simultaneously
- DS1290 and DS1292 maintain settings in the absence of power; DS1291 and DS1293 are volatile
- Over 10 years of data retention for DS1290 and NOT RECC

DESCRIPTION

The DS129x Eliminator replaces manual switches used to option printed circuit boards. Up to sixteen output pins can be set to a logic level or interrogated by three signals: clock, data and transfer. The Eliminator can be controlled with software using the DS1206 Phantom Interface to synthesize the clock, data and transfer signals from a system bus. Multiple packages can be strung together for modular expansion. Once programmed, the DS1290 and DS1292 will maintain high or low level outputs, duplicating the effects of a mechanical switch and pull-up resistor. The technical support needed to configure a system is minimized with the Eliminator, Phantom Interface and menu-driven software.

= d .		=	Π.		
тЦ2	23 <u>µ</u> VCC	Т	∎2	23	VCC
	22 OA	DI	3	22	OA
0Q [] 4	21 OB	OQ	4	21	ОВ
00 🛛 5	20 OC	00	5	20	oc
ON 🗌 6	19 OD	ON	6	19	OD
ом 🛛 7	18 OE	OM	7	18	OE
OL 🛛 8	17 OF	OL	8 🛛	17	OF
ок 🛛 э	16 OG	ОК	9	16	OG
OJ 🛛 10	15 ОН	OJ	10	15	OH
OI [11	14 CLEAR	OI	11	14	CLEAR
GND 12	13 CLOCK	GND	12	13	CLOCK
DS1293 24–I See Me S	PIN DIP (300 MIL) ch. Drawings Section	DS129 LATED See M	2 24–) PACł ech. D	PIN EI (AGE rawing	NCAPSU- (450 MIL) js Section
GND2 1	16 GND3		1	16	
T C 2	15 VCC	Ŧ	2	15	VCC
DI 🗌 3	14 🛛 OA	DI	3	14	OA
ОМ 🗌 4	13] ОВ	OM	4	13	ОВ
OG 🛛 5	12 OC	OG	5	12	oc
OF 🗌 6		OF	6	11 📗	OD
OE 7	10 CLEAR	OE	7	10	CLEAR
GND 🛛 8	9 CLOCK	GND	8 🛯	9 🔳	CLOCK
DS1291 16–PI See Mech. Dr	N DIP (300 MIL) rawings Section	DS1290 1 PACKAG	6–PIN SE (45 Drawin	I ENC/ 0 MIL) gs Sec	APSULATED See Mech. ction
PIN DESC	RIPTION				
T	- Tranefa	≤r			
•	Tanan				

1	_	TIANSIEI
DI	-	Data Input
O _A –O _Q	-	Switch Outputs
CLOCK	-	Clock Input
CLEAR	-	All Outputs Set Low
V _{CC}	_	+5 Volts
GND	-	Ground
GND2	-	Missing on DS1292 an
		Must be grounded on E
		DS1291.
GND3	-	Missing on DS1292 an

DI

PIN ASSIGNMENT

- nd DS1290. DS1293 and
- nd DS1290. Must be grounded on DS1293 and DS1291.

DS129x

OPERATION

The DS1292/DS1293 Eliminator is a 16-bit shift register that has a clocked serial input, an asynchronous clear, and an output transfer control (see "Block Diagram" in Figure 1). The DS1290/DS1291 Eliminator is an 8-bit shift register that has a clocked serial input, an asynchronous clear, and an output transfer control. Data can be entered into the registers only when the transfer input (\overline{T}) is at a high level. While at a high level, the transfer function allows serial entry of data via the data input pin (DI). The outputs 0_{Ω} through 0_{B} remain in the state that was set prior to \overline{T} being driven to a high level. Output 0_A will change state as new data is entered. This output provides a method of feeding back actual output settings prior to setting the \overline{T} input low (Figure 2). When the \overline{T} input is driven low, new data that has been input into the 16-bit shift register is now locked at outputs 0_{O} through 0_{Δ} . When the \overline{T} input is low, all clock and data inputs are ignored. Valid data is clocked into the eliminator while \overline{T} is high on the low-to-high transition of the CLOCK input. Data can be changed while the CLOCK input is high or low, but only data meeting the setup requirements will enter the shift register. The CLEAR input will always set all outputs to low level regardless of the level of the CLOCK or \overline{T} input.

power transients. As V_{CC} falls below approximately 3 volts, an internal power switching circuit connects a lithium energy source to the shift register to maintain data. During power–up when V_{CC} rises above approximately 3 volts, the power switching circuit connects external V_{CC} to the shift register and disconnects the lithium energy source. Normal operation can resume after V_{CC} exceeds 4.5 volts for 10 ms minimum. During power transients the 16 outputs will track the level of V_{CC} if set to logic 1 and will remain at ground level if set to Logic 0.

TYPICAL APPLICATION – ELIMINATOR

The DS129x and DS1206 combine to make a programmable nonvolatile DIP switch that can be transparently set in systems without disturbing other operations. Because the switches are nonvolatile, they need only be set once; they will remain in the programmed state indefinitely. The block diagram of Figure 2 shows the Eliminator implemented with the DS1206 Phantom Serial Interface Chip. The DS1206 samples four address lines and the chip enable signal looking for a special pattern for 24 consecutive cycles (see the DS1206 data sheet). When a proper match is found, the address lines and one data line become control and data signals that are used to program and verify the settings of the DS129x. All of the signaling sent to the DS1206 and subsequently to the DS1292 is generated by software-controlled read cycles that have no effect on the rest of system operation. The clear signal can be used to restore a system back to an unconfigured state.

DATA RETENTION MODE

The DS129x Eliminator provides full functional capability when V_{CC} is greater than 4.5 volts and will ignore all inputs when V_{CC} reaches 4.25 volts typical. In this manner, the settings of each register remain intact during



022698 2/6



PHANTOM INTERFACE AND ELIMINATOR TYPICAL APPLICATION Figure 2

022698 3/6

DS129x

ABSOLUTE MAXIMUM RATINGS* Voltage on any Pin Relative to Ground

Operating Temperature Storage Temperature Soldering Temperature

-0.3V to +7.0V 0°C to 70°C -40°C to +70°C 260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.0	5.5	V	1
Logic 1	VIH	2.2		V _{CC} +0.3	VC	Ч
Logic 0	V _{IL}	-0.3		+0.8	V	1

DC ELECTRICAL CHARACTERISTICS

 $(0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 4.5V \text{ to } 5.5V)$

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	түр	МАХ	UNITS	NOTES
Supply Current	I _{CC}		3	5	mA	
Input Leakage	ΙL	-1.0		+1.0	μA	4
Output Leakage	JLO	-1.0		+1.0	μA	
Logic 1 Output @ 2.4V	I _{ОН}	-1.0			mA	2
Logic 0 Output @ 0.4V	I _{OL}			4.0	mA	2

	-OL				110.5	-
CAPACITANCE				-		(t _A = 25°C
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C _{IN}			5	pF	
Output Capacitance	C _{OUT}			7	pF	

AC ELECTRICAL CHARACTERISTICS					$(0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 5V \pm 10\%$			
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES		
Clock Frequency	fCLOCK			10	MHz			
Width of Clock Pulse	tw _{CLOCK}	50			ns	3		
Width of Clear Pulse	tw _{CLEAR}	50			ns	3		
Data Setup Time	t _{SU}	30			ns	3		
Data Hold Time	t _H	10			ns	3		
Propagation Delay Time High to Low Level Clear to Output	t _{PHLC}			70	ns	3		
Propagation Delay Time Low to High Level Clock to Output	t _{PLH}			50	ns	3		

022698 4/6

AC ELECTRICAL CHARACTERISTICS (cont'd)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Propagation Delay Time High to Low Level Clock to Output	t _{PHL}			50	ns	3
Recovering on Power–Up	t _{REC}	10			ms	
Propagation Delay Time High to Low Level Transfer to O Out	t _{PLX}			50	ns	3
Transfer High to Clock Input High	t _{ННТ}	50			ns	3
Transfer Low from Clock Input High	t _{HLT}	50			ns	3

TIMING DIAGRAM: CLEAR CONTROL (3)



TIMING DIAGRAM: TRANSFER DATA (3)



022698 5/6

TIMING DIAGRAM: POWER-UP (3)



NOTES:

- 1. All voltages are referenced to ground.
- 2. Measured with a load as shown in Figure 4.
- 3. $V_{REF} = 1.5$ volts.
- ESIGN 4. Clock and transfer inputs have internal pull-down resistors of 20KΩ typical. Clear has an internal pull-up resistor

