PRELIMINARY



# DS1315 Phantom Time Chip

### FEATURES

- Real time clock keeps track of hundredths of seconds, seconds, minutes, hours, days, date of the month, months, and years
- Adjusts for months with fewer than 31 days
- Automatic leap year correction valid up to 2100
- No address space required to communicate with RTC
- Provides nonvolatile controller functions for battery backup of SRAM
- Supports redundant battery attachment for high-reliability applications
- Full  $\pm 10\%$  V<sub>CC</sub> operating range
- +3.3 volt or +5 volt operation
- Industrial (-45°C to +85°C) operating temperature ranges available
- Drop in replacement for DS1215

### **ORDERING INFORMATION**



### **PIN ASSIGNMENT**

					-	
X1		1	$\bigcirc$	16	þ	V <sub>CCI</sub>
X2		2		15		V <sub>CCO</sub>
WE		3		14		BAT2
BAT1		4		13		RST
GND		5		12		OE
D		6		11		CEI
Q		7		10		CEO
GND		8		9		ROM/RAM
	16	-PIN	DIP (	300 I	VIL)	

1		$\overline{}$		1							
X1 🕮	1	$\cup$	16	□□□ V <sub>CCI</sub>							
X2 💷	2		15	III V <sub>cco</sub>							
WELL	3		14	III BAT2							
BAT1	4		13	III RST							
GND 🖽	5		12								
DIII	6		11								
QIII	7		10								
GND	8		9								
16-	-PIN	16–PIN SOIC (300 MIL)									

		1 1		1	
X1	1	$\bigcirc$	20	口	V <sub>CCI</sub>
X2	2		19	Þ	V <sub>CCO</sub>
WE	3		18	Þ	BAT2
NC	4		17	口	NC
BAT1	5		16	Þ	RST
GND	6		15	口	OE
NC	7		14	口	NC
D	8		13	口	CEI
Q	9		12	Þ	CEO
GND	10		11	þ	ROM/RAM
				1	
	 20-F	PIN TS	SOP	•	

### **PIN DESCRIPTION**

X1, X2	_	32.768 KHz Crystal Connection
WE	_	Write Enable
BAT1	_	Battery 1 Input
GND	_	Ground
D	-	Data Input
Q	-	Data Output
ROM/RAM	-	ROM/RAM Mode Select
CEO	-	Chip Enable Output
CEI	_	Chip Enable Input
OE	_	Output Enable
RST	_	Reset
BAT2	_	Battery 2 Input
V <sub>CCO</sub>	_	Switched Supply Output
V <sub>CCI</sub>	_	Power Supply Input

### DESCRIPTION


The DS1315 Phantom Time Chip is a combination of a CMOS timekeeper and a nonvolatile memory controller.

### TIMING BLOCK DIAGRAM Figure 1

In the absence of power, an external battery maintains the timekeeping operation and provides power for a CMOS static RAM. The watch keeps track of hundredths of seconds, seconds, minutes, hours, day, date, month, and year information. The last day of the month is automatically adjusted for months with less than 31 days, including leap year correction. The watch operates in one of two formats: a 12–hour mode with an AM/PM indicator or a 24–hour mode. The nonvolatile controller supplies all the necessary support circuitry to convert a CMOS RAM to a nonvolatile memory. The DS1315 can be interfaced with either RAM or ROM without leaving gaps in memory.

### OPERATION

The block diagram of Figure 1 illustrates the main elements of the Time Chip. The following paragraphs describe the signals and functions.



022798 2/22

Communication with the Time Chip is established by pattern recognition of a serial bit stream of 64 bits which must be matched by executing 64 consecutive write cycles containing the proper data on data in (D). All accesses which occur prior to recognition of the 64–bit pattern are directed to memory via the chip enable output pin ( $\overline{CEO}$ ).


After recognition is established, the next 64 read or write cycles either extract or update data in the Time Chip and  $\overline{CEO}$  remains high during this time, disabling the connected memory.

Data transfer to and from the timekeeping function is accomplished with a serial bit stream under control of chip enable input ( $\overline{CEI}$ ), output enable ( $\overline{OE}$ ), and write enable ( $\overline{WE}$ ). Initially, a read cycle using the  $\overline{CEI}$  and  $\overline{OE}$  control of the Time Chip starts the pattern recognition sequence by moving pointer to the first bit of the 64–bit comparison register. Next, 64 consecutive write cycles are executed using the  $\overline{CEI}$  and  $\overline{WE}$  control of the Time Chip. These 64 write cycles are used only to gain access to the Time Chip.

When the first write cycle is executed, it is compared to bit 1 of the 64-bit comparison register. If a match is

found, the pointer increments to the next location of the comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 write cycles as described above until all the bits in the comparison register have been matched. (This bit pattern is shown in Figure 2). With a correct match for 64 bits, the Time Chip is enabled and data transfer to or from the timekeeping registers may proceed. The next 64 cycles will cause the Time Chip to either receive data on D, or transmit data on Q, depending on the level of OE pin or the WE pin. Cycles to other locations outside the memory block can be interleaved with CEI cycles without interrupting the pattern recognition sequence or data transfer sequence to the Time Chip.

A standard 32,768 KHz quartz crystal can be directly connected to the DS1315 via pins 1 and 2 (X1, X2). The crystal selected for use should have a specified load capacitance ( $C_L$ ) of 6 pF. For more information on crystal selection and crystal layout considerations, please consult Application Note 58, "Crystal Considerations with Dallas Real Time Clocks".



#### NOTE:


The pattern recognition in Hex is C5, 3A, A3, 5C, C5, 3A, A3, 5C. The odds of this pattern being accidentally duplicated and causing inadvertent entry to the Phantom Time Chip are less than 1 in 10<sup>19</sup>.

### NONVOLATILE CONTROLLER OPERATION

The operation of the nonvolatile controller circuits within the Time Chip is determined by the level of the ROM/RAM select pin. When ROM/RAM is connected to ground, the controller is set in the RAM mode and performs the circuit functions required to make CMOS RAM and the timekeeping function nonvolatile. A switch is provided to direct power from the battery inputs or V<sub>CCI</sub> to V<sub>CCO</sub> with a maximum voltage drop of 0.3 volts. The V<sub>CCO</sub> output pin is used to supply uninterrupted power to CMOS SRAM. The DS1315 also performs redundant battery control for high reliability. On power–fail, the battery with the highest voltage is automatically switched to V<sub>CCO</sub>. If only one battery is used in the system, the unused battery input should be connected to ground. The DS1315 safeguards the Time Chip and RAM data by power–fail detection and write protection. Power–fail detection occurs when V<sub>CCI</sub> falls below V<sub>PF</sub> which is set by an internal bandgap reference. The DS1315 constantly monitors the V<sub>CCI</sub> supply pin. When V<sub>CCI</sub> is less than V<sub>PF</sub>, power–fail circuitry forces the chip enable output (CEO) to V<sub>CCI</sub> or V<sub>BAT</sub>–0.2 volts for external RAM write protection. During nominal supply conditions, CEO will track CEI with a maximum propagation delay of 5 ns. Internally, the DS1315 aborts any data transfer in progress without changing any of the Time Chip registers and prevents future access until V<sub>CCI</sub> exceeds V<sub>PF</sub>. A typical RAM/Time Chip interface is illustrated in Figure 3.


When the ROM/RAM pin is connected to  $V_{CCO}$ , the controller is set in the ROM mode. Since ROM is a read-only device that retains data in the absence of power, battery backup and write protection is not required. As a result, the chip enable logic will force  $\overline{CEO}$  low when

power fails. However, the Time Chip does retain the same internal nonvolatility and write protection as described in the RAM mode. A typical ROM/Time Chip interface is illustrated in Figure 4.



DS1315 TO RAM/TIME CHIP INTERFACE Figure 3

### **ROM/TIME CHIP INTERFACE** Figure 4



### TIME CHIP REGISTER INFORMATION

Time Chip information is contained in eight registers of 8 bits, each of which is sequentially accessed one bit at a time after the 64–bit pattern recognition sequence has been completed. When updating the Time Chip registers, each must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These read/write registers are defined in Figure 5.

Data contained in the Time Chip registers is in binary coded decimal format (BCD). Reading and writing the registers is always accomplished by stepping though all eight registers, starting with bit 0 of register 0 and ending with bit 7 of register 7.

#### AM-PM/12/24 MODE

Bit 7 of the hours register is defined as the 12– or 24–hour mode select bit. When high, the 12–hour mode is selected. In the 12–hour mode, bit 5 is the AM/PM bit

with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20-23 hours).

### **OSCILLATOR AND RESET BITS**


Bits 4 and 5 of the day register are used to control the reset and oscillator functions. Bit 4 controls the reset pin input. When the reset bit is set to logic 1, the reset input pin is ignored. When the reset bit is set to logic 0, a low input on the reset pin will cause the Time Chip to abort data transfer without changing data in the timekeeping registers. Reset operates independently of all other inputs. Bit 5 controls the oscillator. When set to logic 0, the oscillator turns on and the real time clock/calendar begins to increment.

### ZERO BITS

Registers 1, 2, 3, 4, 5, and 6 contain one or more bits that will always read logic 0. When writing these locations, either a logic 1 or 0 is acceptable.

#### 022798 6/22

TIME CHIP REGISTER DEFINITION Figure 5



022798 7/22

# ABSOLUTE MAXIMUM RATINGS\* Voltage on any Pin Relative to Ground

Operating Temperature, commercial range Operating Temperature, industrial range Storage Temperature Soldering Temperature

-0.3V to +7.0V  $0^{\circ}$ C to  $70^{\circ}$ C -45°C to +85°C -55°C to +125°C 260°C for 10 seconds

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

<b>RECOMMENDED DC OPERATING CONDITIONS</b> (0°C to 70°						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Power Supply Voltage 5 Volt Operation	V <sub>CC</sub>	4.5	5.0	5.5	V	1
Power Supply Voltage 3.3 Volt Operation	V <sub>CC</sub>	3.0	3.3	3.6	V	1
Input Logic 1	V <sub>IH</sub>	2.2		V <sub>CC</sub> + 0.3	V	1
Input Logic 0	V <sub>IL</sub>	-0.3		+0.6	V	1
Battery Voltage $V_{\text{BAT1}}$ or $V_{\text{BAT2}}$	V <sub>BAT1</sub> , V <sub>BAT2</sub>	2.5		3.7	V	

### RECOMMENDED DC OPERATING CONDITIONS

DC OPERATING ELECTRICAL CHARACTERISTICS

(0°C to 70°C; V<sub>CC</sub> = 5.0  $\pm$  10%)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Average V <sub>CC</sub> Power Supply Current	I <sub>CC1</sub>			5	mA	6
$V_{CC}$ Power Supply Current, ( $V_{CCO} = V_{CCI}$ -0.3)	I <sub>CC01</sub>			150	mA	7
TTL Standby Current ( $\overline{CEI} = V_{IH}$ )	I <sub>CC2</sub>			3	mA	6
$\frac{\text{CMOS Standby Current}}{(\overline{\text{CEI}} = V_{\text{CCI}} - 0.2)}$	I <sub>CC3</sub>			1	mA	6
Input Leakage Current (any input)	IIL	-1		+1	μA	10
Output Leakage Current (any output)	I <sub>OL</sub>	-1		+1	μA	
Output Logic 1 Voltage (I <sub>OUT</sub> = -1.0 mA)	V <sub>OH</sub>	2.4			V	2
Output Logic 0 Voltage (I <sub>OUT</sub> = 4.0 mA)	V <sub>OL</sub>			0.4	V	2
Power–Fail Trip Point	V <sub>PF</sub>	4.25		4.5	V	
Battery Switch Voltage	V <sub>SW</sub>		V <sub>BAT1</sub> , V <sub>BAT2</sub>			13

022798 8/22

### DC POWER DOWN ELECTRICAL CHARACTERISTICS

(0°C to 70°C; $V_{CC}$ < 4.5V)
(0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
CEO Output Voltage	V <sub>CEO</sub>	V <sub>CCI</sub> -0.2 or V <sub>BAT1,2</sub> -0.2			V	8
V <sub>BAT1</sub> or V <sub>BAT2</sub> Battery Current	I <sub>BAT</sub>			0.5	μΑ	6
Battery Backup Current @ $V_{CCO} = V_{BAT} - 0.2V$	I <sub>CCO2</sub>			10	μΑ	9

# AC ELECTRICAL OPERATING CHARACTERISTICS ROM/RAM = GND

(0°C to 70°C; V\_{CC} = 5.0  $\pm$  10%) PARAMETER NOTES SYMBOL MIN TYP MAX UNITS Read Cycle Time 65 t<sub>RC</sub> ns **CEI** Access Time 55 t<sub>CO</sub> ns OE Access Time t<sub>OE</sub> 55 ns CEI to Output Low Z 5 t<sub>COE</sub> ns OE to Output Low Z 5 ns tOEE CEI to Output High Z 25 ns t<sub>OD</sub> OE to Output High Z 25 t<sub>ODO</sub> ns Read Recovery 10 ns t<sub>RR</sub> Write Cycle 65 t<sub>WC</sub> ns Write Pulse Width 55 ns t<sub>WP</sub> Write Recovery 10 4 ns t<sub>WR</sub> Data Setup 30 ns 5 t<sub>DS</sub> 0 Data Hold Time 5 ns t<sub>DH</sub> **CEI** Pulse Width 60 ns t<sub>CW</sub> OE Pulse Width 55 ns t<sub>OW</sub> RST Pulse Width 65 ns t<sub>RST</sub> **CEI** Propagation Delay 5 ns 2, 3, 11 t<sub>PD</sub> CEI High to Power-Fail 0 t<sub>PF</sub> ns 11

# AC ELECTRICAL OPERATING CHARACTERISTICS

ROM/RAM = V <sub>CCO</sub> PARAMETER	SYMBOL	MIN	ТҮР	МАХ	<sup>70°C; V<sub>CC</sub> =</sup>	NOTES
	STWBOL			IWIAA		NOTES
Read Cycle Time	t <sub>RC</sub>	65			ns	
CEI Access Time	t <sub>CO</sub>			55	ns	
OE Access Time	t <sub>OE</sub>			55	ns	
CEI to Output Low Z	t <sub>COE</sub>	5			ns	
$\overline{\text{OE}}$ to Output Low Z	t <sub>OEE</sub>	5			ns	
CEI to Output High Z	t <sub>OD</sub>			25	ns	
$\overline{\text{OE}}$ to Output High Z	todo			25	ns	
Address Setup Time	t <sub>AS</sub>	5			ns	
Address Hold Time	t <sub>AH</sub>	5			ns	
Read Recovery	t <sub>RR</sub>	10			ns	
Write Cycle	t <sub>WC</sub>	65			ns	
CEI Pulse Width	t <sub>CW</sub>	55			ns	
OE Pulse Width	t <sub>OW</sub>	55			ns	
Write Recovery	t <sub>WR</sub>	10			ns	4
Data Setup	t <sub>DS</sub>	30			ns	5
Data Hold Time	t <sub>DH</sub>	0			ns	5
RST Pulse Width	t <sub>RST</sub>	65			ns	
CEI Propagation Delay	t <sub>PD</sub>			5	ns	2, 3, 11
CEI High to Power–Fail	t <sub>PF</sub>			0	ns	11

### 3.3 VOLT DEVICE OPERATING RANGE CHARACTERISTICS

DC OPERATING ELECTRICAL CHARACTERISTICS (0°					$(0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 3.3 \pm 10\%)$		
PARAMETER	SYMBOL	MIN	ТҮР	МАХ	UNITS	NOTES	
Average V <sub>CC</sub> Power Supply Current	I <sub>CC1</sub>			3	mA	6	
Average V <sub>CC</sub> Power Supply Current, (V <sub>CCO</sub> = V <sub>CCI</sub> $-0.3$ )	I <sub>CC01</sub>			100	mA	7	
TTL Standby Current ( $\overline{CEI} = V_{IH}$ )	I <sub>CC2</sub>			2	mA	6	
$\frac{CMOS}{(CEI} = V_{CCI}-0.2)$	I <sub>CC3</sub>			1	mA	6	
Input Leakage Current (any input)	IIL	-1		+1	μA		
Output Leakage Current (any output)	I <sub>LO</sub>	-1		+1	μA		

022798 10/22

#### DC OPERATING ELECTRICAL CHARACTERISTICS (cont'd) (0°C to 70°C; V<sub>CC</sub> = 3.3 $\pm$ 10%) PARAMETER SYMBOL UNITS NOTES MIN TYP MAX Output Logic 1 Voltage (I<sub>OUT</sub> = 0.4 mA) V V<sub>OH</sub> 2.4 2 Output Logic 0 Voltage (I<sub>OUT</sub> = 1.6 mA) $V_{OL}$ V 2 0.4 V Power-Fail Trip Point $\mathsf{V}_{\mathsf{PF}}$ 2.8 3.0 V<sub>BAT1</sub>, V<sub>BAT2</sub> Battery Switch Voltage $V_{SW}$ 13

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
CEO Output Voltage	V <sub>CEO</sub>	V <sub>CCI</sub> or V <sub>BAT1,2</sub> –0.2			V	8
V <sub>BAT1</sub> or V <sub>BAT2</sub> Battery Current	I <sub>BAT</sub>			0.3	μΑ	6
Battery Backup Current @ V <sub>CCO =</sub> V <sub>BAT</sub> -0.2	I <sub>CCO2</sub>			10	μΑ	9

022798 11/22

AC ELECTRICAL OPERATING CHARACTERISTICS

						$= 3.3 \pm 10\%$
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	120			ns	
CEI Access Time	t <sub>CO</sub>			100	ns	
OE Access Time	t <sub>OE</sub>			100	ns	
CEI to Output Low Z	t <sub>COE</sub>	5			ns	
OE to Output Low Z	t <sub>OEE</sub>	5			ns	
CEI to Output High Z	t <sub>OD</sub>			40	ns	
OE to Output High Z	t <sub>ODO</sub>			40	ns	
Read Recovery	t <sub>RR</sub>	20			ns	
Write Cycle	t <sub>WC</sub>	120			ns	
Write Pulse Width	t <sub>WP</sub>	100			ns	
Write Recovery	t <sub>WR</sub>	20			ns	4
Data Setup	t <sub>DS</sub>	45			ns	5
Data Hold Time	t <sub>DH</sub>	0			ns	5
CEI Pulse Width	t <sub>CW</sub>	105			ns	
OE Pulse Width	t <sub>OW</sub>	100			ns	
RST Pulse Width	t <sub>RST</sub>	120			ns	
CEI Propagation Delay	t <sub>PD</sub>			10	ns	2, 3, 12
CEI High to Power–Fail	t <sub>PF</sub>			0	ns	12

DS1315

022798 12/22

ROM/RAM = V <sub>CCO</sub>					$(0^{\circ}C \text{ to } 70^{\circ}C; V_{CC} = 3.3 \pm 10\%$			
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES		
Read Cycle Time	t <sub>RC</sub>	120			ns			
CEI Access Time	tco			100	ns			
OE Access Time	t <sub>OE</sub>			100	ns			
CEI to Output Low Z	t <sub>COE</sub>	5			ns			
OE to Output Low Z	t <sub>OEE</sub>	5			ns			
CEI to Output High Z	t <sub>OD</sub>			40	ns			
OE to Output High Z	t <sub>ODO</sub>			40	ns			
Address Setup Time	t <sub>AS</sub>	10			ns			
Address Hold Time	t <sub>AH</sub>	10			ns			
Read Recovery	t <sub>RR</sub>	20			ns			
Write Cycle	t <sub>WC</sub>	120			ns			
CEI Pulse Width	t <sub>CW</sub>	100			ns			
OE Pulse Width	t <sub>OW</sub>	100			ns			
Write Recovery	t <sub>WR</sub>	20			ns	4		
Data Setup	t <sub>DS</sub>	45			ns	5		
Data Hold Time	t <sub>DH</sub>	0			ns	5		
RST Pulse Width	t <sub>RST</sub>	120			ns			
CEI Propagation Delay	t <sub>PD</sub>			5	ns	2, 3, 12		

### CAPACITANCE


(t<sub>A</sub> = 25°C)

		-	-	-		$(i_A - 200)$
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>			10	pF	
Output Capacitance	C <sub>OUT</sub>			10	pF	


022798 13/22




# TIMING DIAGRAM: READ CYCLE TO TIME CHIP ROM/RAM = GND Figure 6



TIMING DIAGRAM: WRITE CYCLE TO TIME CHIP ROM/RAM = GND Figure 7




022798 14/22



TIMING DIAGRAM: READ CYCLE TO TIME CHIP ROM/RAM = V<sub>CCO</sub> Figure 8

TIMING DIAGRAM: WRITE CYCLE TO TIME CHIP ROM/RAM = V<sub>CCO</sub> Figure 9



022798 15/22


### TIMING DIAGRAM: RESET PULSE Figure 10



# 5V DEVICE POWER–UP POWER–DOWN CHARACTERISTICS, ROM/RAM = $V_{CCO}$ OR GND


ROM/RAM = V <sub>CCO</sub> OR GND					(0	°C to 70°C)
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Recovery Time at Power–Up	t <sub>REC</sub> V <sub>CC</sub> >4.5			2	mS	11
V <sub>CC</sub> Slew Rate Power– Down	$\begin{array}{c}t_{\text{F}}\\4.0\leq V_{\text{CC}}\leq\\4.5\end{array}$	300			mS	11
V <sub>CC</sub> Slew Rate Power– Down	$\begin{array}{c}t_{FB}\\3.0 \leq V_{CC} \leq\\4.0\end{array}$	10			mS	11
V <sub>CC</sub> Slew Rate Power– UP	$\begin{array}{c}t_{R}\\4.5\leq V_{CC}\leq\\4.0\end{array}$	0			mS	11
CEI High to Power–Fail	t <sub>PF</sub>			0	mS	11

# 5V DEVICE POWER-UP CONDITION Figure 11



022798 16/22


# 5V DEVICE POWER–DOWN CONDITION Figure 12




# 3.3V DEVICE POWER-UP POWER-DOWN CHARACTERISTICS,

$ROM/RAM = V_{CCO} \text{ OR GND}$					(0°C to 70°C	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Recovery Time at Power–Up	t <sub>REC</sub> V <sub>CC</sub> >3			2	ms	12
V <sub>CC</sub> Slew Rate Power– Down	$t_{\text{F}}$ $2.9 \le V_{\text{CC}} \le 3$	300			ms	12
V <sub>CC</sub> Slew Rate Power– UP	$\begin{array}{c} t_R\\ 3 \leq V_{CC} \leq 2.9 \end{array}$	0			ms	12
CEI High to Power–Fail	t <sub>PF</sub>	0			ms	12

022798 18/22



# 3.3V DEVICE POWER–DOWN CONDITION Figure 14




# 3.3V DEVICE POWER–UP CONDITION Figure 13


### NOTES:


- 1. All voltages are referenced to ground.
- 2. Measured with load shown in Figure 15.
- 3. Input pulse rise and fall times equal 10 ns.
- 4. t<sub>WR</sub> is a function of the latter occurring edge of WE or CE in RAM mode, or OE or CE in ROM mode.
- 5. t<sub>DH</sub> and t<sub>DS</sub> are functions of the first occurring edge of WE or CE in RAM mode, or OE or CE in ROM mode.
- 6. Measured without RAM connected.
- 7. I<sub>CC01</sub> is the maximum average load current the DS1315 can supply to external memory.
- Applies to CEO with the ROM/RAM pin grounded. When the ROM/RAM pin is connected to V<sub>CCO</sub>, CEO will go to a low level as V<sub>CCI</sub> falls below V<sub>BAT</sub>.
- 9. I<sub>CC02</sub> is the maximum average load current that the DS1315 can supply to memory in the battery backup mode.
- 10. Applies to all input pins except  $\overline{\text{RST}}$ .  $\overline{\text{RST}}$  is pulled internally to V<sub>CCI</sub>.
- 11. See Figures 11 and 12.
- 12. See Figures 13 and 14.
- 13.  $V_{SW}$  is determined by the larger of  $V_{BAT1}$  and  $V_{BAT2}$ .

### **OUTPUT LOAD** Figure 15



### DS1315 TIME CHIP 16-PIN DIP






G


PKG	16–PIN			
DIM	MIN	MAX		
A IN. MM	0.740	0.780		
B IN. MM	0.240	0.260		
C IN. MM	0.120	0.140		
D IN. MM	0.300	0.325		
E IN. MM	0.015	0.040		
F IN. MM	0.110	0.140		
G IN. MM	0.090	0.110		
H IN. MM	0.300	0.370		
J IN. MM	0.008	0.012		
K IN. MM	0.015	0.021		

J


022798 20/22

# DS1315 TIME CHIP 16-PIN SOIC






PKG	16–PIN			
DIM	MIN	MAX		
A IN.	0.402	0.412		
MM	10.21	10.46		
B IN.	0.290	0.300		
MM	7.37	7.65		
C IN.	0.089	0.095		
MM	2.26	2.41		
E IN.	0.004	0.012		
MM	0.102	0.30		
F IN.	0.094	0.105		
MM	2.38	2.68		
G IN.	0.050 BSC			
MM	1.27 BSC			
H IN	0.398	0.416		
MM	10.11	10.57		
J IN	0.009	0.013		
MM	0.229	0.33		
K IN.	0.013	0.019		
MM	0.33	0.48		
L IN	0.016	0.040		
MM	0.40	1.02		
PHI	0°	8°		



022798 21/22

### DS1315 TIME CHIP 20-PIN TSSOP



Α

DETAIL A

DIM	MIN	МАХ		
A MM	-	1.10		
A1 MM	0.05	-		
A2 MM	0.75	1.05		
СММ	0.09	0.18		
LMM	0.50	0.70		
e1 MM	0.65 BSC			
B MM	0.18	0.30		
DMM	6.40	6.90		
EMM	4.40 NOM			
G MM	0.25 REF			
н мм	6.25	6.55		
phi	0°	8°		

56-G2010-000

022798 22/22