


# **DS1610**Partitioned NV Controller

#### **FEATURES**

- Converts CMOS RAMs into nonvolatile memories
- SOIC version is pin compatible with the Dallas Semiconductor DS1210 NV Controller
- Unconditionally write protects all of memory when V<sub>cc</sub> is out of tolerance
- Write protects selected blocks of memory regardless of V<sub>CC</sub> status when programmed
- Automatically switches to battery backup supply when power fail occurs
- Provides for multiple batteries
- Consumes less than 100 nA of battery current
- Test battery on power up by inhibiting the second memory cycle
- Optional 5% or 10% Power Fail Detection
- 16-pin DIP or 16-pin SOIC Surface Mount Package
- Low forward voltage drop on the V<sub>CC</sub> switch with currents of up to 150 mA
- Optional industrial temperature range of -40°C to +85°C

#### **PIN ASSIGNMENT**



#### **PIN DESCRIPTION**

 V<sub>CCI</sub>
 - Input +5 Volt Supply

 V<sub>BAT1</sub>
 - + Battery 1 Input

 V<sub>BAT2</sub>
 - + Battery 2 Input

V<sub>CCO</sub> – RAM Power (V<sub>CC</sub>) Supply

GND - Ground

TOL – Power Supply Tolerance Select

A<sub>W</sub> - A<sub>Z</sub> – Address Inputs

DIS – Memory Partition Disable PF0 – Power Fail Output

#### DESCRIPTION

The DS1610 is a low power CMOS circuit which solves the application problems of converting CMOS RAMS into nonvolatile memories. In addition the device has the ability to unconditionally write protect blocks of memory so that inadvertent write cycles do not corrupt program and special data space. The power supply incoming voltage at the  $V_{\rm CCI}$  input pin is constantly monitored for an out of tolerance condition. When such a condition is detected, both the chip enable and write enable outputs are inhibited to protect stored data. The battery inputs are used to supply  $V_{\rm CCO}$  with power when  $V_{\rm CCI}$  is less than the battery input voltages. Special circuitry uses a low leakage CMOS process which affords

precise voltage detection at extremely low current consumption. By combining the DS1610 Partitioned NV Controller chip with a CMOS memory and batteries, nonvolatile RAM operation can be achieved.

The DS1610 Partitioned NV Controller functions like the Dallas Semiconductor DS1210 NV controller when the ( $\overline{DIS}$ ) disable pin is grounded. An internal pulldown resistor to ground on the  $\overline{DIS}$  pin of the DS1610S allows it to retrofit into DS1210S applications. When the  $\overline{DIS}$  pin is grounded the address inputs  $A_W$  -  $A_Z$  and the write enable input  $\overline{WEI}$  are ignored. Also the power fail output  $\overline{PFO}$  and the write enable output  $\overline{WEO}$  are tristated.

# OPERATION – DISABLE PIN CONNECTED TO $V_{\text{CCO}}$

The DS1610 performs five circuit functions required to battery backup a RAM. First, a switch is provided to direct power from the battery or the incoming power supply (V<sub>CCI</sub>) depending on which is greater. This switch has a voltage drop of less than 0.2 volts. The second function provided by the DS1610 is power fail detection. The incoming supply  $(V_{\mbox{\footnotesize{CCI}}})$  is constantly monitored. When the supply goes out of tolerance a precision comparator detects power failure and inhibits both the chip enable output (CEO) and the write enable output (WEO). A third function of write protection is accomplished by holding both the chip enable output CEO and write enable output WEO to within 0.2 volts of V<sub>CCO</sub> when V<sub>CCI</sub> is out of tolerance. If  $\overline{\text{CEI}}$  is low at the time that power fail detection occurs the CEO signal is kept low until CEI is brought high again. However, CEO is forced high after 1.5 µsec regardless of the state of CEI. Similarly, if WEI is low at the time that power fail detection occurs, the WEO is signal will remain low until WEI is brought high or 1.5 usec elapses. The delay of write protection until the current memory cycle is complete prevents corrupted data. Power fail detection occurs in the range of 4.75 to 4.5 volts with the tolerance pin TOL grounded. If the tolerance pin is connected to  $V_{\mbox{\footnotesize{CCO}}}$ then power fail detection occurs in the range of 4.5 volts to 4.25 volts. The PF0 signal is driven low and remains low until V<sub>CCI</sub> returns to nominal conditions. During nominal supply conditions CEO will follow CEI and WEO will follow WEI. The fourth function which the DS1610 performs is a battery status warning so that potential data loss is avoided. Each time V<sub>CCI</sub> is applied to the device battery status is checked with a precision comparator. If during battery backup, no switch occurred from one battery to the other, the voltage of the battery supplying power when V<sub>CCI</sub> is applied is checked. If this voltage is less than 2.0 volts the second chip enable cycle after power is applied is inhibited. If any switch from one battery to another did occur the voltage of both batteries is checked. If either voltage is less than 2.0 volts the second chip enable cycle will be inhibited. Battery status can therefore be determined by performing a read cycle after power up to any location in memory, verifying that memory location's contents. A subsequent write cycle can then be executed to the same memory location altering the data. If the next read cycle fails to verify the written data then the data is in danger of being corrupted. The fifth function of the DS1610 provides for battery redundancy. When data integrity is extremely important it is wise to use two batteries to insure reliability. The DS1610 controller provides an internal isolation switch which allows the connection of two batteries. When entering battery backup operation, the battery with the highest voltage is selected for use. If one battery should fail, the other would then supply energy to the connected load. The switch to a redundant battery is transparent to circuit operation and to the user. In applications where battery redundancy is not a major concern a single battery should be connected to the BAT1 pin. The BAT2 battery pin must be grounded. When batteries are first connected to one or both of the  $V_{\rm BAT}$  pins  $V_{\rm CCO}$  will not show the battery potential until  $V_{\rm CCI}$  is applied and removed for the first time.

# OPERATION – WRITE PROTECTION PROGRAMMING MODE

When the disable pin is connected to V<sub>CCI</sub> or V<sub>CCO</sub>, the DS1610 performs all of the functions described earlier with the addition of a partition switch which selectively write protects blocks of memory. The state of the DIS pin is strobed and latched as V<sub>CCI</sub> crosses the power fail trip point so that the DS1610 maintains its configuration during power loss. If the strobed value of DIS is a high the internal pulldown resistor on the DIS pin will be disconnected in the power fail state to eliminate the possibility of battery discharge. The register controlling the partition switch is selected by recognition of a specific binary pattern which is sent on address lines A<sub>W</sub>-A<sub>7</sub>. These address lines are normally the four upper order address lines being sent to RAM. The pattern is sent by 20 consecutive read cycles with the exact pattern as shown in Table 1. Pattern matching must be accomplished using read cycles; any write cycles will reset the pattern matching circuitry. If this pattern is matched perfectly, then the 21st through 24th read cycle will load the partition switch. Since there are 16 possible write protected partitions, the size of each partition is determined by the size of the memory. For example, a 128K X 8 memory would be divided into 16 partitions of 128K/16 or 8K X 8. Each partition is represented by one of the 16 bits contained in the 21st through 24th read cycle as defined by AW through Az and shown in Table 2. A logical 1 in a bit location sets that partition to write protect. A logical 0 in a bit location disables write protection. For example, if during the pattern match sequence bit 22 on address pin A<sub>X</sub> was a 1, this would cause the partition register location for partition 5 to be set to a 1. This in turn would cause the DS1610 to inhibit WEO from going low as  $\overline{WEI}$  goes low whenever  $A_Z A_Y A_X A_W = 0101$ . Note that while setting the partition register, data which is being accessed from the RAM should be ignored as the purpose of the 24 read cycles is to set the partition switch and not for the purpose of accessing data from

RAM. Also note that on initial battery attach the partition register can power up in any state.

### PATTERN MATCH TO WRITE PARTITION REGISTER Table 1

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
A <sub>W</sub>	1	0	1	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1	Х	Х	Х	Х
A <sub>X</sub>	1	1	1	1	1	0	0	1	1	1	0	0	1	0	1	1	0	0	0	0	Х	Х	Х	Х
A <sub>Y</sub>	1	1	1	1	0	0	1	1	1	0	0	1	0	1	0	1	0	0	0	1	Х	Х	Х	Х
AZ	1	1	0	0	0	1	1	1	0	0	1	0	0	0	1	0	1	0	0	0	Х	Х	Х	Х

#### **PARTITION REGISTER MAPPING** Table 2

Address Pin	Bit number in pat- tern match se- quence	Partition Number	Address State Affected (A <sub>Z</sub> A <sub>Y</sub> A <sub>X</sub> A <sub>W</sub> )
A <sub>W</sub>	BIT 21	PARTITION 0	0000
A <sub>X</sub>	BIT 21	PARTITION 1	0001
A <sub>Y</sub>	BIT 21	PARTITION 2	0010
AZ	BIT 21	PARTITION 3	0011
A <sub>W</sub>	BIT 22	PARTITION 4	0100
A <sub>X</sub>	BIT 22	PARTITION 5	0101
A <sub>Y</sub>	BIT 22	PARTITION 6	0110
AZ	BIT 22	PARTITION 7	0111
A <sub>W</sub>	BIT 23	PARTITION 8	1000
A <sub>X</sub>	BIT 23	PARTITION 9	1001
A <sub>Y</sub>	BIT 23	PARTITION 10	1010
A <sub>Z</sub>	BIT 23	PARTITION 11	1011
A <sub>W</sub>	BIT 24	PARTITION 12	1100
A <sub>X</sub>	BIT 24	PARTITION 13	1101
A <sub>Y</sub>	BIT 24	PARTITION 14	1110
AZ	BIT 24	PARTITION 15	1111

ABSOLUTE MAXIMUM RATINGS\* Voltage on Any Pin Relative to Ground -0.5V to +7.0V Operating Temperature Storage Temperature  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ -55°C to +125°C Soldering Temperature 260°C for 10 seconds

#### RECOMMENDED DC OPERATING CONDITIONS

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Pin 6 = GND Supply Voltage	V <sub>CCI</sub>	4.75	5.0	5.5	V	1
Pin 6 = V <sub>CCO</sub> Supply Voltage	V <sub>CCI</sub>	4.5	5.0	5.5	V	1
Logic 1 Input	V <sub>IH</sub>	2.0		V <sub>CC</sub> + 0.3	V	1
Logic 0 Input	V <sub>IL</sub>	-0.3		+0.8	V	1
Battery Input	V <sub>BAT1</sub> V <sub>BAT2</sub>	2.0		4.0	V	1, 2

#### DC ELECTRICAL CHARACTERISTICS (0°C TO 70°C, $V_{CCI}$ WITHIN DC OPERATING CONDITIONS)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Operating Current	I <sub>CC1</sub>			5	mA	3, 14
Standby Current	I <sub>CC2</sub>			200	μΑ	3, 15
Supply Voltage	V <sub>cco</sub>	V <sub>CC</sub> -0.2			V	1
Supply Current	I <sub>CCO1</sub>			150	mA	4
Input Leakage	I <sub>IL</sub>	-1.0		+1.0	μΑ	
Output Leakage	I <sub>LO</sub>	-1.0		+1.0	μΑ	
V <sub>CC</sub> Trip Point (TOL=GND)	V <sub>CCTP</sub>	4.50	4.62	4.75	V	1, 16
V <sub>CC</sub> Trip Point (TOL=V <sub>CC</sub> )	V <sub>CCTP</sub>	4.25	4.37	4.50	V	1, 16
CEI to CEO Impedance	Z <sub>CE</sub>			30	Ω	5
DIS Pulldown Resistance	R <sub>DIS</sub>	50K		250K	Ω	
PFO, WEO Output @ 2.4V	I <sub>OH</sub>	-1.0			mA	10, 16
PFO, WEO Output @ 0.4V	Іон			4.0	mA	10, 16

<sup>\*</sup> This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

#### DC ELECTRICAL CHARACTERISTICS

(0°C to 70°C;  $V_{CCI}$ < $V_{BAT}$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CEO Output	V <sub>OHL</sub>	V <sub>BAT</sub> -0.2			V	
WEO Output	V <sub>OHL</sub>	V <sub>BAT</sub> -0.2			V	
V <sub>BAT1</sub> or V <sub>BAT2</sub> Battery Current	I <sub>BAT</sub>			100	nA	2, 3
Battery Backup Current @ V <sub>CCO</sub> = V <sub>BAT</sub> -0.2V	I <sub>CCO2</sub>			150	μΑ	6, 7, 8

**CAPACITANCE**  $(t_A = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>			5	pF	
Output Capacitance	C <sub>OUT</sub>			7	pF	

(0°C to 70°C;  $V_{CCI}$ =4.75V to 5.50V, TOL=GND  $V_{CCI}$ =4.50V to 5.50V, TOL- $V_{CCO}$ )

#### **AC ELECTRICAL CHARACTERISTICS PARAMETER SYMBOL** MIN TYP MAX UNITS **NOTES** Address Setup 0 ns 9 $t_{AS}$ Address Hold 50 ns 9 $t_{AH}$ Read Recovery 10 9 ns $t_{RR}$ CEI, WEI Pulse Width 75 9 ns $t_{CW}$ CEI to CEO Falling Propagation 10 $t_{PDF}$ ns Later of CEI, WEI to WEO Falling ns 10, 11 $\mathsf{t}_{\mathsf{PDF}}$ Propagation Delay $\overline{\text{CEI}}$ to $\overline{\text{CEO}}$ Rising Propagation 5 10 $t_{PDR}$ ns Delay Earlier of CEI, WEI to WEO Ris-5 10, 11 ns $t_{PDR}$ ing Propagation Delay

#### **AC ELECTRICAL CHARACTERISTICS**

Write Recovery

(0°C to 70°C; V<sub>CC</sub><4.5V)


9, 11

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Recovery at Power Up	t <sub>REC</sub>	25		125	ms	12
V <sub>CC</sub> Slew Rate Power Down	t <sub>F</sub>	300			μs	
V <sub>CC</sub> Slew Rate Power Down	t <sub>FB</sub>	10			μs	
V <sub>CC</sub> Slew Rate Power Up	t <sub>F</sub>	0			μs	13
CEO Pulse Width	t <sub>WP</sub> , t <sub>CE</sub>			1.5	μs	7, 8
WEO Pulse Width	t <sub>WP</sub> , t <sub>CE</sub>			1.5	μs	7, 8


10

 $t_{WR}$ 


## TIMING DIAGRAM: POWER UP




### TIMING DIAGRAM: POWER DOWN



## TIMING DIAGRAM: LOADING PARTITION REGISTER




# **OUTPUT LOAD** Figure 1





#### NOTES:

- 1. All voltages are reference to ground
- 2. Only one battery input is required.
- 3. Measured with outputs open circuited.
- 4. I<sub>CC01</sub> is the maximum average load which the DS1610 can supply to the memories.
- 5. Z<sub>CE</sub> is an average input-to-output impedance as the input is swept from ground to V<sub>CCI</sub> and less than 4 mA is forced through Z<sub>CF</sub>.
- 6. I<sub>CC02</sub> is the maximum average load current which the DS1610 can supply to the memories in the battery backup mode.
- 7. t<sub>CE</sub> max must be met to insure data integrity on power loss.
- 8. Chip Enable Output  $\overline{\text{CEO}}$  can only sustain leakage current in the battery mode.
- 9. Applies only when loading partition switch.
- 10. Measured with a load as shown in Figure 1.
- 11. Measured with DIS at a logic high level.
- 12.  $\overline{\text{CEO}}$  and  $\overline{\text{WEO}}$  will be held high for a time equal to  $t_{\text{REC}}$  (max = 125 msec) after  $V_{\text{CCI}}$  crosses  $V_{\text{CCTP}}$ .
- 13.  $t_R$  is the slew rate of  $V_{CCI}$  from 4.25V to 4.75V.
- 14. CEI, WEI, A<sub>W</sub> A<sub>Z</sub> run at minimum timing set and at voltage levels of 0V to 3V.
- 15. All inputs within 0.3V of ground or  $V_{CCI}$  and  $\overline{CEI}$  within 0.3V of  $V_{CCI}$ .
- 16. The power fail output signal (PFO) is driven active (V<sub>OL</sub> = 0.4V) when the V<sub>CC</sub> trip point occurs. While active, the PFO pin can sink 4 mA and will maintain a maximum output voltage of 0.4 volts. When inactive, the voltage output of PFO is 2.4 volts minimum and will source a current of 1 mA.

# DS1610 16-PIN DIP (300 MIL)










PKG	16-	PIN
DIM	MIN	MAX
A IN.	0.740	0.780
MM	18.80	19.81
B IN.	0.240	0.260
MM	6.10	6.60
C IN.	0.120	0.140
MM	3.05	3.56
D IN.	0.300	0.325
MM	7.62	8.26
E IN.	0.015	0.040
MM	0.38	1.02
F IN.	0.120	0.140
MM	3.04	3.56
G IN.	0.090	0.110
MM	2.29	2.79
H IN	0.320	0.370
MM	8.13	9.40
J IN	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.021
MM	0.38	0.53

# DS1610 16-PIN SOIC (300 MIL)







PKG	16-	PIN			
DIM	MIN	MAX			
A IN.	0.402	0.412			
MM	10.21	10.46			
B IN.	0.290	0.300			
MM	7.37	7.65			
C IN.	0.089	0.095			
MM	2.26	2.41			
E IN.	0.004	0.012			
MM	0.102	0.30			
F IN.	0.094	0.105			
MM	2.38	2.68			
G IN.	.050 BSC				
MM	1.27 BSC				
H IN	0.398	0.416			
MM	10.11	10.57			
J IN	0.009	0.013			
MM	0.229	0.33			
K IN.	0.013	0.019			
MM	0.33	0.48			
L IN	.016	.040			
MM	.40	1.02			
PHI	0°	8°			