

**DALLAS**  
SEMICONDUCTOR

## DS1642 Nonvolatile Timekeeping RAM


### FEATURES

- Integrated NV SRAM, real time clock, crystal, power fail control circuit and lithium energy source
- Standard JEDEC bytewise 2K x 8 static RAM pinout
- Clock registers are accessed identical to the static RAM. These registers are resident in the eight top RAM locations.
- Totally nonvolatile with over 10 years of operation in the absence of power
- Access times of 120 ns and 150 ns
- Quartz accuracy  $\pm 1$  minute a month @ 25°C, factory calibrated
- BCD coded year, month, date, day, hours, minutes, and seconds with leap year compensation valid up to 2100
- Power fail write protection allows for  $\pm 10\%$   $V_{CC}$  power supply tolerance

### DESCRIPTION

The DS1642 is an 2K x 8 nonvolatile static RAM with a full function real time clock which are both accessible in a bytewise format. The nonvolatile time keeping RAM is pin and function equivalent to any JEDEC standard 2K x 8 SRAM. The device can also be easily substituted in ROM, EPROM and EEPROM sockets providing read/write nonvolatility and the addition of the real time clock function. The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and seconds data in 24 hour BCD format. Corrections for the

### PIN ASSIGNMENT



### PIN DESCRIPTION


A0–A10	– Address Input
$\overline{CE}$	– Chip Enable
$\overline{OE}$	– Output Enable
$\overline{WE}$	– Write Enable
$V_{CC}$	– +5 Volts
GND	– Ground
DQ0–DQ7	– Data Input/Output

day of the month and leap year are made automatically. The RTC clock registers are double buffered to avoid access of incorrect data that can occur during clock update cycles. The double buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The DS1642 also contains its own power fail circuitry which deselects the device when the  $V_{CC}$  supply is in an out of tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low  $V_{CC}$  as errant access and update cycles are avoided.

**CLOCK OPERATIONS—READING THE CLOCK**

While the double buffered register structure reduces the chance of reading incorrect data, internal updates to the DS1642 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a 1 is written into the read bit, the seventh most significant bit in the control register. As long as a 1 remains in that position, updating is halted. After a halt

is issued, the registers reflect the count, that is day, date, and time that was current at the moment the halt command was issued. However, the internal clock registers of the double buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the DS1642 registers are updated simultaneously after the clock status is reset. Updating is within a second after the read bit is written to zero.

**DS1642 BLOCK DIAGRAM** Figure 1**DS1642 TRUTH TABLE** Table 1

V <sub>CC</sub>	$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	MODE	DQ	POWER
5 VOLTS $\pm$ 10%	V <sub>IH</sub>	X	X	DESELECT	HIGH Z	STANDBY
	V <sub>IL</sub>	X	V <sub>IL</sub>	WRITE	DATA IN	ACTIVE
	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	READ	DATA OUT	ACTIVE
	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	READ	HIGH Z	ACTIVE
<4.5 VOLTS >V <sub>BAT</sub>	X	X	X	DESELECT	HIGH Z	CMOS STANDBY
<V <sub>BAT</sub>	X	X	X	DESELECT	HIGH Z	DATA RETENTION MODE

**SETTING THE CLOCK**

The eighth bit of the control register is the write bit. Setting the write bit to a 1, like the read bit, halts updates to the DS1642 registers. The user can then load them with the correct day, date and time data in 24 hour BCD format. Resetting the write bit to a 0 then transfers those values to the actual clock counters and allows normal operation to resume.

**STOPPING AND STARTING THE CLOCK OSCILLATOR**

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The  $\overline{\text{OSC}}$  bit is the MSB for the seconds registers. Setting it to a 1 stops the oscillator.

**FREQUENCY TEST BIT**

Bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic "1" and the oscillator is

running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e.,  $\overline{\text{CE}}$  low, and  $\overline{\text{OE}}$  low) and address for seconds register remain valid and stable.

**CLOCK ACCURACY**

The DS1642 is guaranteed to keep time accuracy to within  $\pm 1$  minute per month at 25°C. The clock is calibrated at the factory by Dallas Semiconductor using special calibration nonvolatile tuning elements. The DS1642 does not require additional calibration and temperature deviations will have a negligible effect in most applications. For this reason, methods of field clock calibration are not available and not necessary. Attempts to calibrate the clock that may be used with similar device types (MK48T02 family) will not have any effect even though the DS1642 appears to accept calibration data.

**DS1642 REGISTER MAP – BANK1** Table 2

ADDRESS	DATA								FUNCTION
	B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	
7FF	–	–	–	–	–	–	–	–	YEAR 00–99
7FE	X	X	X	–	–	–	–	–	MONTH 01–12
7FD	X	X	–	–	–	–	–	–	DATE 01–31
7FC	X	FT	X	X	X	–	–	–	DAY 01–07
7FB	X	X	–	–	–	–	–	–	HOUR 00–23
7FA	X	–	–	–	–	–	–	–	MINUTES 00–59
7F9	$\overline{\text{OSC}}$	–	–	–	–	–	–	–	SECONDS 00–59
7F8	W	R	X	X	X	X	X	X	CONTROL A

$\overline{\text{OSC}}$  = STOP BIT  
W = WRITE BIT

R = READ BIT  
X = UNUSED

FT = FREQUENCY TEST

**NOTE:**

All indicated "X" bits are not dedicated to any particular function and can be used as normal RAM bits.

**RETRIEVING DATA FROM RAM OR CLOCK**

The DS1642 is in the read mode whenever  $\overline{WE}$  (write enable) is high, and  $\overline{CE}$  (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within  $t_{AA}$  after the last address input is stable, providing that the  $\overline{CE}$  and  $\overline{OE}$  access times and states are satisfied. If  $\overline{CE}$  or  $\overline{OE}$  access times are not met, valid data will be available at the latter of chip enable access ( $t_{CEA}$ ) or at output enable access time ( $t_{OEA}$ ). The state of the data input/output pins (DQ) is controlled by  $\overline{CE}$  and  $\overline{OE}$ . If the outputs are activated before  $t_{AA}$ , the data lines are driven to an intermediate state until  $t_{AA}$ . If the address inputs are changed while  $\overline{CE}$  and  $\overline{OE}$  remain valid, output data will remain valid for output data hold time ( $t_{OH}$ ) but will then go indeterminate until the next address access.

**WRITING DATA TO RAM OR CLOCK**

The DS1642 is in the write mode whenever  $\overline{WE}$  and  $\overline{CE}$  are in their active state. The start of a write is referenced to the latter occurring transition of  $\overline{WE}$  or  $\overline{CE}$ . The addresses must be held valid throughout the cycle.  $\overline{CE}$  or

$\overline{WE}$  must return inactive for a minimum of  $t_{WR}$  prior to the initiation of another read or write cycle. Data in must be valid  $t_{DS}$  prior to the end of write and remain valid for  $t_{DH}$  afterward. In a typical application, the  $\overline{OE}$  signal will be high during a write cycle. However,  $\overline{OE}$  can be active provided that care is taken with the data bus to avoid bus contention. If  $\overline{OE}$  is low prior to  $\overline{WE}$  transitioning low the data bus can become active with read data defined by the address inputs. A low transition on  $\overline{WE}$  will then disable the outputs  $t_{WEZ}$  after  $\overline{WE}$  goes active.

**DATA RETENTION MODE**

When  $V_{CCI}$  is within nominal limits ( $V_{CC} > 4.5$  volts) the DS1642 can be accessed as described above by read or write cycles. However, when  $V_{CC}$  is below the power fail point  $V_{PF}$  (point at which write protection occurs) the internal clock registers and RAM is blocked from access. This is accomplished internally by inhibiting access via the  $\overline{CE}$  signal. When  $V_{CC}$  falls below the level of the internal battery supply, power input is switched from the  $V_{CC}$  pin to the internal battery and clock activity, RAM, and clock data are maintained from the battery until  $V_{CC}$  is returned to nominal level.

**ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground	-0.3V to +7.0V
Operating Temperature	0°C to 70°C
Storage Temperature	-20°C to +70°C
Soldering Temperature	260°C for 10 seconds (See Note 7)

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V	1
Logic 1 Voltage All Inputs	$V_{IH}$	2.2		$V_{CC}+0.3$	V	
Logic 0 Voltage All Inputs	$V_{IL}$	-0.3		0.8	V	

**DC ELECTRICAL CHARACTERISTICS**(0°C ≤  $t_A$  ≤ 70°C;  $V_{CC} (MAX) \leq V_{CC} \leq V_{CC} (MIN)$ )

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Average $V_{CC}$ Power Supply Current	$I_{CC1}$		30	50	mA	2, 3
TTL Standby Current ( $\overline{CE} = V_{IH}$ )	$I_{CC2}$		3	6	mA	2, 3
CMOS Standby Current ( $\overline{CE} = V_{CC} - 0.2V$ )	$I_{CC3}$		2	4.0	mA	2, 3
Input Leakage Current (any input)	$I_{IL}$	-1		+1	$\mu A$	
Output Leakage Current	$I_{OL}$	-1		+1	$\mu A$	
Output Logic 1 Voltage ( $I_{OUT} = -1.0$ mA)	$V_{OH}$	2.4			V	
Output Logic 0 Voltage ( $I_{OUT} = +2.1$ mA)	$V_{OL}$			0.4	V	
Write Protection Voltage	$V_{TP}$	4.0	4.25	4.5	V	

**AC ELECTRICAL CHARACTERISTICS**(0°C to 70°C;  $V_{CC} = 5.0V + 10\%$ )

PARAMETER	SYMBOL	DS1642-120		DS1642-150		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Read Cycle Time	$t_{RC}$	120		150		ns	
Address Access Time	$t_{AA}$		120		150	ns	
$\overline{CE}$ Access Time	$t_{CEA}$		120		150	ns	
$\overline{CE}$ Data Off Time	$t_{CEZ}$		40		50	ns	
Output Enable Access Time	$t_{OEA}$		100		120	ns	
Output Enable Data Off Time	$t_{OEZ}$		40		50	ns	
Output Enable to DQ Low-Z	$t_{OEL}$	5		5		ns	
$\overline{CE}$ to DQ Low-Z	$t_{CEL}$	5		5		ns	
Output Hold from Address	$t_{OH}$	5		5		ns	
Write Cycle Time	$t_{WC}$	120		150		ns	
Address Setup Time	$t_{AS}$	0		0		ns	
$\overline{CE}$ Pulse Width	$t_{CEW}$	100		120		ns	
Address Hold from End of Write	$t_{AH1}$ $t_{AH2}$	5 30		5 30		ns ns	5 6
Write Pulse Width	$t_{WEW}$	75		90		ns	
$\overline{WE}$ Data Off Time	$t_{WEZ}$		40		50	ns	
$\overline{WE}$ or $\overline{CE}$ Inactive Time	$t_{WR}$	10		10		ns	
Data Setup Time	$t_{DS}$	85		110		ns	
Data Hold Time High	$t_{DH1}$ $t_{DH2}$	0 25		0 25		ns ns	5 6

**AC TEST CONDITIONS**

Input Levels: 0V to 3V

Transition Times: 5 ns


**CAPACITANCE** $(t_A = 25^\circ C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance on all pins (except DQ)	$C_I$			7	pF	
Capacitance on DQ pins	$C_{DQ}$			10	pF	


**AC ELECTRICAL CHARACTERISTICS (POWER-UP/DOWN TIMING)** (0°C to 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
$\overline{CE}$ or $\overline{WE}$ at $V_{IH}$ before Power Down	$t_{PD}$	0			$\mu\text{s}$	
$V_{PF}$ (Max) to $V_{PF}$ (Min) $V_{CC}$ Fall Time	$t_F$	300			$\mu\text{s}$	
$V_{PF}$ (Min) to $V_{SO}$ $V_{CC}$ Fall Time	$t_{FB}$	10			$\mu\text{s}$	
$V_{SO}$ to $V_{PF}$ (Min) $V_{CC}$ Rise Time	$t_{RB}$	1			$\mu\text{s}$	
$V_{PF}$ (Min) to $V_{PF}$ (Max) $V_{CC}$ Rise Time	$t_R$	0			$\mu\text{s}$	
Power Up	$t_{REC}$	15	25	35	ms	
Expected Data Retention Time (Oscillator On)	$t_{DR}$	10			years	4


**DS1642 READ CYCLE TIMING**



**DS1642 WRITE CYCLE TIMING**




**POWER DOWN/POWER UP TIMING**






**NOTES:**

1. All voltages are referenced to ground.
2. Typical values are at 25°C and nominal supplies.
3. Outputs are open.
4. Data retention time is at 25°C and is calculated from the date code on the device package. The date code XYY is the year followed by the week of the year in which the device was manufactured. For example, 9225, would mean the 25th week of 1992.
5.  $t_{AH1}$ ,  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
6.  $t_{AH2}$ ,  $t_{DH2}$  are measured from  $\overline{CE}$  going high.
7. Real-Time Clock Modules can be successfully processed through conventional wave-soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used.

**OUTPUT LOAD**

**DS1642 24-PIN PACKAGE**



PKG	24-PIN		
	DIM	MIN	MAX
A	IN. MM	1.270 37.34	1.290 37.85
B	IN. MM	0.675 17.15	0.700 17.78
C	IN. MM	0.315 8.00	0.335 8.51
D	IN. MM	0.075 1.91	0.105 2.67
E	IN. MM	0.015 0.38	0.030 0.76
F	IN. MM	0.140 3.56	0.180 4.57
G	IN. MM	0.090 2.29	0.110 2.79
H	IN. MM	0.590 14.99	0.630 16.00
J	IN. MM	0.010 0.25	0.018 0.45
K	IN. MM	0.015 0.43	0.025 0.58