

# **DS1658Y/AB** Partitionable 128K x 16 NV SRAM

#### **FEATURES**

- 10 year minimum data retention in the absence of external power
- · Data is automatically protected during power loss
- · Write protects selected blocks of memory when programmed
- Separate upper byte and lower byte chip selection inputs
- Unlimited write cycles
- Low-power CMOS
- · Read and write access times as fast as 70 ns
- · Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full ±10% V<sub>CC</sub> operating range (DS1658Y)
- Optional ±5% V<sub>CC</sub> operating range (DS1658AB)
- Optional industrial temperature range of -40°C to 85°C (designated IND)

## **PIN ASSIGNMENT**

Г			7
CEU	1	40	■ V <sub>CC</sub>
CEL	2	39	WE
DQ15	3	38	A16
DQ14	4	37	A15
DQ13	5	36	A14
DQ12	6	35	A13
DQ11	7	34	A12
DQ10	8	33	A11
DQ9	9	32	A10
DQ8	10	31	A9
GND	11	30	GND
DQ7	12	29	A8
DQ6	13	28	A7
DQ5	14	27	A6
DQ4	15	26	A5
DQ3	16	25	A4
DQ2	17	24	A3
DQ1	18	23	A2
DQ0	19	22	A1
OE	20	21	<b>A</b> 0
L 10 D			
40–P	'IN EXCA	PSULATED PACK	AGE

740 MIL EXTENDED

#### **PIN DESCRIPTION**

—	Address Inputs
_	Data In/Data Out
_	Chip Enable Upper Byte
_	Chip Enable Lower Byte
_	Write Enable
_	Output Enable
_	Power Supply (+5V)
_	Ground
	- - - -

#### DESCRIPTION

The DS1658 128K x 16 NV SRAMs are 2,097,152 bit fully static, nonvolatile SRAMs, organized as 131,072 words by 16 bits. Each NV SRAM has a self contained lithium energy source and control circuitry which constantly monitors  $V_{CC}$  for an out–of–tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. In addition, the DS1658 has the ability to unconditionally write protect blocks of memory so that inadvertent write cycles do not corrupt programs and important data. DS1658 devices can be used in place of solutions which build nonvolatile 128K x 16 memory by utilizing a variety of discrete components. There is no limit on the number of write cycles that can be executed, and no additional support circuitry is required for microprocessor interfacing.

©Copyright 1995 by Dallas Semiconductor Corporation. All Rights Reserved. For important information regarding patents and other intellectual property rights, please refer to Dallas Semiconductor data books.

100495 1/11

#### READ MODE

The DS1658 devices execute a read cycle whenever WE (Write Enable) is inactive (high), either/both of CEU or CEL (Chip Enables) are active (low) and OE (Output Enable) is active low. The unique address specified by the 17 address inputs (A0-A16) defines which of the 131,072 words of data is to be accessed. The status of CEU and CEL determines whether all or part of the addressed word is accessed. If CEU is active with CEL inactive, then only the upper byte of the addressed word is accessed. If CEU is inactive with CEL active, then only the lower byte of the addressed word is accessed. If both the  $\overline{CEU}$  and  $\overline{CEL}$  inputs are active (low), then the entire 16 bit word is accessed. Valid data will be available to the 16 data output drivers within  $t_{ACC}$  (Access Time) after the last address input signal is stable, providing that CEU, CEL and OE access times are also satisfied. If OE, CEU, and CEL access times are not satisfied, then data access must be measured from the later occuring signal, and the limiting parameter is either t<sub>CO</sub> for  $\overline{CEU}$ ,  $\overline{CEL}$ , or t<sub>OE</sub> for  $\overline{OE}$  rather than address access.

#### WRITE MODE

The DS1658 devices execute a write cycle whenever WE and either/both of CEU or CEL are active (low) after address inputs are stable. The unique address specified by the 17 address inputs (A0-A16) defines which of the 131,072 words of data is accessed. The status of CEU and CEL determines whether all or part of the addressed word is accessed. If CEU is active with CEL inactive, then only the upper byte of the addressed word is accessed. If CEU is inactive with CEL active, then only the lower byte of the addressed word is accessed. If both the CEU and CEL inputs are active (low), then the entire 16-bit word is accessed. The write cycle is terminated by the earlier rising edge of  $\overline{\text{CEU}}$  and/or  $\overline{\text{CEL}},$  or WE. All address inputs must be kept valid throughout the write cycle. WE must return to the high state for a minimum recovery time  $(t_{WR})$  before another cycle can be initiated. The OE control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (CEU and/or CEL, and OE active) then WE will disable outputs in topw from its falling edge.

ŌE	WE	CEL	CEU	V <sub>CC</sub> CURRENT	DQ0-DQ7	DQ8–DQ15	CYCLE PERFORMED
н	н	х	х	I <sub>CCO</sub>	High–Z	High–Z	Output Disabled
L	н	L	L		Output	Output	
L	н	L	н	Icco	Output	High–Z	Read Cycle
L	н	н	L		High–Z	Output	
Х	L	L	L		Input	Input	
Х	L	L	н	Icco	Input	High–Z	Write Cycle
Х	L	н	L		High–Z	Input	
Х	Х	Н	Н	I <sub>CCS</sub>	High–Z	High–Z	Output Disabled

#### **READ/WRITE FUNCTION** Table 1

#### DS1658Y/AB

#### DATA RETENTION MODE

The DS1658AB provides full functional capability for V<sub>CC</sub> greater than 4.75 volts, and write protects by 4.5 volts. The DS1658Y provides full functional capability for  $V_{CC}$  greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The nonvolatile static RAMs constantly monitor V<sub>CC</sub>. Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high impedance. As V<sub>CC</sub> falls below approximately 3.0 volts, the power switching circuit connects the lithium energy source to RAM to retain data. During power-up, when V<sub>CC</sub> rises above approximately 3.0 volts, the power switching circuit connects external V<sub>CC</sub> to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V<sub>CC</sub> exceeds 4.75 volts for the DS1658AB and 4.5 volts for the DS1658Y.

#### FRESHNESS SEAL

Each DS1658 is shipped from Dallas Semiconductor with its lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{CC}$  is first applied and remains at a level of greater than  $V_{TP}$ , the lithium energy source is enabled for battery backup operation.

#### PARTITION PROGRAMMING MODE

The register controlling the partitioning logic is selected by recognition of a specific binary pattern which is sent on address lines A13-A16. These address lines are the four upper order address lines being sent to RAM. The pattern is sent by 20 consecutive read cycles, using both  $\overline{CEU}$  and  $\overline{CEL}$ , with the exact pattern as shown in Table 1. Pattern matching must be accomplished using read cycles; any write cycles will reset the pattern matching circuitry. If this pattern is matched perfectly, then the 21st through 24th read cycles will load the partition register. Since there are 16 protectable partitions, the size of each partition is 128K/16 or 8K x 16. Each partition is represented by one of the 16 bits contained in the 21st through 24th read cycles as defined by A13 through A16 and shown in Table 2. A logical 1 in a bit location write protects the corresponding partition. A logical 0 in a bit location disables write protection. For example, if during the pattern match sequence bit 22 on address pin A14 was a 1, this would cause the partition register location for partition 5 to be set to a 1. This in turn would cause the DS1658 devices to internally inhibit WE for all write acesses where A16 A15 A14 A13=0101. Note that while programming the partition register, data which is being accessed from the RAM should be ignored, since the purpose of the 24 read cycles is to program the partition register, not to read data from RAM.

## PATTERN MATCH TO WRITE PARTITION REGISTER Table 2

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
A13	1	0	1	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1	х	х	Х	Х
A14	1	1	1	1	1	0	0	1	1	1	0	0	1	0	1	1	0	0	0	0	Х	Х	Х	Х
A15	1	1	1	1	0	0	1	1	1	0	0	1	0	1	0	1	0	0	0	1	х	Х	Х	Х
A16	1	1	0	0	0	1	1	1	0	0	1	0	0	0	1	0	1	0	0	0	х	х	Х	Х
FIRST BITS ENTERED																								

## PARTITION REGISTER MAPPING Table 3

Address Pin	Bit number in pattern match sequence	Partition Number	Address State Affected (A <sub>16</sub> A <sub>15</sub> A <sub>14</sub> A <sub>13</sub> )
A13	BIT 21	PARTITION 0	0000
A14	BIT 21	PARTITION 1	0001
A15	BIT 21	PARTITION 2	0010
A16	BIT 21	PARTITION 3	0011
A13	BIT 22	PARTITION 4	0100
A14	BIT 22	PARTITION 5	0101
A15	BIT 22	PARTITION 6	0110
A16	BIT 22	PARTITION 7	0111
A13	BIT 23	PARTITION 8	1000
A14	BIT 23	PARTITION 9	1001
A15	BIT 23	PARTITION 10	1010
A16	BIT 23	PARTITION 11	1011
A13	BIT 24	PARTITION 12	1100
A14	BIT 24	PARTITION 13	1101
A15	BIT 24	PARTITION 14	1110
A16	BIT 24	PARTITION 15	1111

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature

-0.3V to 7.0V 0°C to +70°C, -40°C to +85°C for IND parts -40°C to +70°C, -40°C to +85°C for IND parts 260°C for 10 seconds

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (t <sub>A</sub> : See Not										
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES				
DS1658Y Power Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V					
DS1658AB Power Supply Voltage	V <sub>CC</sub>	4.75	5.0	5.25	V					
Logic 1	VIH	2.2		V <sub>CC</sub>	V					
Logic 0	V <sub>IL</sub>	0.0		+0.8	V					

DC ELECTRICAL CHARACTE	RISTICS	(t,	(V <sub>CC</sub> =5V ± 5% for DS1658A (t <sub>A</sub> : See Note 10) (V <sub>CC</sub> =5V ± 10% for DS1658						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES			
Input Leakage Current	IIL.	-2.0		+2.0	μA				
$\frac{I/O}{CE} \ge V_{IH} \le V_{CC}$	I <sub>IO</sub>	-1.0		+1.0	μΑ				
Output Current @ 2.4V	I <sub>OH</sub>	-1.0			mA				
Output Current @ 0.4V	I <sub>OL</sub>	2.0			mA				
Standby Current CEU, CEL=2.2V	I <sub>CCS1</sub>		10	20	mA				
Standby Current $\overline{CEU}$ , $\overline{CEL}=V_{CC} - 0.5V$	I <sub>CCS2</sub>		6	10	mA				
Operating Current	I <sub>CCO1</sub>			170	mA				
Write Protection Voltage (DS1658Y)	V <sub>TP</sub>	4.25	4.37	4.5	V				
Write Protection Voltage	V <sub>TP</sub>	4.50	4.62	4.75	V				

## CAPACITANCE

(ds1658AB)

CAPACITANCE									
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES			
Input Capacitance	C <sub>IN</sub>		20	25	pF				
Input/Output Capacitance	C <sub>I/O</sub>		5	10	pF				

#### F0/ 4 D04050 B)


AC ELECTRICAL CHARACTE				1		± 10% for	
			68Y–70 BAB–70		8Y–100 AB–100		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	70		100		ns	
Access Time	t <sub>ACC</sub>		70		100	ns	
OE to Output Valid	t <sub>OE</sub>		35		50	ns	
CE to Output Valid	t <sub>CO</sub>		70		100	ns	
OE or CE to Output Valid	t <sub>COE</sub>	5		5		ns	5
Output High Z from Deselection	t <sub>OD</sub>		25		35	ns	5
Output Hold from Address Change	t <sub>OH</sub>	5		5		ns	
Write Cycle Time	t <sub>WC</sub>	70		100		ns	
Write Pulse Width	t <sub>WP</sub>	55		75		ns	3
Address Setup Time	t <sub>AW</sub>	0		0		ns	
Write Recovery Time	t <sub>WR1</sub> t <sub>WR2</sub>	10 10		10 10		ns ns	12 13
Output High Z from WE	t <sub>ODW</sub>		25		35	ns	5
Output Active from WE	t <sub>OEW</sub>	5		5		ns	5
Data Setup Time	t <sub>DS</sub>	30		40		ns	4
Data Hold Time	t <sub>DH1</sub> t <sub>DH2</sub>	5 5		5 5		ns ns	12 13

AC ELECTRICAL CHARACTER	RISTICS		(t <sub>A</sub> :
PARAMETER	SYMBOL	MIN	TYP

(t<sub>A</sub>: See Note 10) (V<sub>CC</sub>=4.5V to 5.5V)\*


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Address Setup	t <sub>AS</sub>	0			ns	
Address Hold	t <sub>AH</sub>	50			ns	
Read Recovery	t <sub>RR</sub>	20			ns	
CE Pulse Width	t <sub>CW</sub>	75			ns	

\*For loading partition register




## TIMING DIAGRAM: LOADING PARTITION REGISTER

## **READ CYCLE**




SEE NOTE 1

# WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8 AND 12







## **POWER-DOWN/POWER-UP CONDITION**



## POWER-DOWN/POWER-UP TIMING

(t<sub>A</sub>: See Note 10)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
CEU, CEL, WE at V <sub>IH</sub> before Power-Down	t <sub>PD</sub>	0			μs	11
$\frac{V_{CC}}{(CE}$ Slew from $V_{TP}$ to 0V (CE at $V_{IH})$	t <sub>F</sub>	300			μs	
$\frac{V_{CC}}{(CE}$ Slew from 0V to $V_{TP}$	t <sub>R</sub>	0			μs	
CEU, CEL, WE at V <sub>IH</sub> after Power-Up	t <sub>REC</sub>	25		125	ms	

 $(t_{A} = 25^{\circ}C)$ 

						(-A
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t <sub>DR</sub>	10			years	9

## WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

## NOTES:

- 1.  $\overline{\text{WE}}$  is high for a read cycle.
- 2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
- 3.  $t_{WP}$  is specified as the logical AND of  $\overline{CEU}$  or  $\overline{CEL}$  and  $\overline{WE}$ .  $t_{WP}$  is measured from the latter of  $\overline{CEU}$ ,  $\overline{CEL}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CEU}$ ,  $\overline{CEL}$  or  $\overline{WE}$  going high.

- 4.  $t_{DS}$  is measured from the earlier of  $\overline{CEU}$  or  $\overline{CEL}$  or  $\overline{WE}$  going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the CEU or CEL low transition occurs simultaneously with or later than the WE low transition, the output buffers remain in a high impedance state during this period.
- 7. If the CEU or CEL high transition occurs prior to or simultaneously with the WE high transition, the output buffers remain in high impedance state during this period.
- 8. If WE is low or the WE low transition occurs prior to or simultaneously with the CEU or CEL low transition, the output buffers remain in a high impedance state during this period.
- Each DS1658 has a built-in switch that disconnects the lithium source until V<sub>CC</sub> is first applied by the user. The expected t<sub>DR</sub> is defined as accumulative time in the absence of V<sub>CC</sub> starting from the time power is first applied by the user.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power down condition the voltage on any pin may not exceed the voltage on V<sub>CC</sub>.
- 12. t<sub>WR1</sub>, t<sub>DH1</sub> are measured from WE going high.
- 13.  $t_{WR2}$ ,  $t_{DH2}$  are measured from  $\overline{CEU}$  OR  $\overline{CEL}$  going high.


### DC TEST CONDITIONS

Outputs Open Cycle = 200 ns All voltages are referenced to ground


### AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0.0 to 3.0 volts Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5 ns


#### **ORDERING INFORMATION**




100495 10/11



# DS1658Y/AB NONVOLATILE SRAM, 40-PIN 740 MIL EXTENDED MODULE



PKG	40-PIN				
DIM	MIN	МАХ			
A IN.	2.080	2.100			
MM	52.83	53.34			
B IN.	0.715	0.740			
MM	18.16	18.80			
C IN.	0.345	0.365			
MM	8.76	9.27			
D IN.	0.085	0.115			
MM	2.16	2.92			
E IN.	0.015	0.030			
MM	0.38	0.76			
F IN.	0.120	0.160			
MM	3.05	4.06			
G IN.	0.090	0.110			
MM	2.29	2.79			
H IN.	0.590	0.630			
MM	14.99	16.00			
J IN.	0.008	0.012			
MM	0.20	0.30			
K IN.	0.015	0.025			
MM	0.43	0.58			



100495 11/11