

# DS17485/DS17487 3 Volt/5 Volt Real Time Clock

### FEATURES

Incorporates industry standard DS1287 PC clock plus enhanced features:

Y2K Compliant

- +3 or +5 volt operation
- SMI recovery stack
- 64-bit silicon serial number
- Power control circuitry supports system power on from date/time alarm or key closure
- 32 KHz output on power-up
- Crystal select bit allows RTC to operate with 6 pF or 12.5 pF crystal
- 114 bytes user NVRAM
- · Auxiliary battery input
- 4K bytes additional NVRAM
- RAM clear input
- Century register
- Date alarm register
- Compatible with existing BIOS for original DS1287 functions
- Available as chip (DS17485) or standalone module with embedded battery and crystal (DS17487)
- Timekeeping algorithm includes leap year compensation valid up to 2100

## **ORDERING INFORMATION**

PART #
DS17485–X
DS17485S-X
DS17485E-X
DS17487–X

DESCRIPTION RTC Chip; 24–pin DIP RTC Chip; 24–pin SOIC RTC Chip; 28–pin TSOP RTC Module; 24–pin DIP -3 +3 volt device

-5 +5 volt device

PIN ASSIGNME	NT	
	1	24 🗆 V <sub>CC</sub>
X1 🗌	2	23 🛛 SQW
X2 🗌	3	22 🛛 V <sub>BAUX</sub>
AD0	4	21 🗌 RCLR
AD1 🗌	5	20 🗌 V <sub>BAT</sub>
AD2	6	19 🗌 IRQ
AD3 🗌	7	18 🛛 KS
AD4	8	17 🗌 RD
AD5	9	16 🗌 <u>GN</u> D
AD6	10	15 🗌 WR
AD7	11	14 🗌 ALE
	12	13 🗌 CS
D	DS17485 24–PI S17485S 24–PI	N DIP N SOIC
PWR		24 V <sub>CC</sub>
NC	2	23 SQW
NC	3	22 V <sub>BAUX</sub>
AD0	4	21 RCLR
AD1	5	20 📕 NC
AD2	6	19 🛛 IRQ
AD3	7	18 📕 KS
AD4	8	17 🛛 RD
AD5	9	16 📕 NC
AD6	10	15 📕 WR
AD7	11	14 📕 ALE
GND	12	13 CS

DS17487 24-PIN ENCAPSULATED PACKAGE

IRQ	шſ	1	28	
		2	27	
		3	26	GND GND
		4	25	
SQW		5	24	ALE
		6	23	
V <sub>CC</sub> PWR		7		GND GND
PWR		8		GND GND
X1		9	20	AD7
		10	19	AD6
NC		11	18	D NC
AD0		12		AD5
		13	16	AD4
AD2		14	15	AD3

DS17485E 28-PIN TSOP

030598 1/32

PIN DESCRIPTION										
X1	-	Crystal Input								
X2	-	Crystal Output								
RCLR	-	RAM Clear Input								
AD0-AD7	-	Mux'ed Address/Data Bus								
PWR	-	Power-on Interrupt Output (open drain)								
KS	-	Kickstart Input								
CS	-	RTC Chip Select Input								
ALE	-	RTC Address Strobe								
WR	-	RTC Write Data Strobe								
RD	-	RTC Read Data Strobe								
IRQ	-	Interrupt Request Output (open drain)								
SQW	-	Square Wave Output								
V <sub>CC</sub>	-	+3 or +5 Volt Main Supply								
GND	-	Ground								
V <sub>BAT</sub>	-	Battery + Supply								
V <sub>BAUX</sub>	-	Auxiliary Battery Supply								
NC	-	No Connection								

#### DESCRIPTION

The DS17485/DS17487 is a real time clock (RTC) designed as a successor to the industry standard DS1285, DS1385, DS1485, DS1585, and DS1685 PC real time clocks. This device provides the industry standard DS1285 clock function with either +3.0 or +5.0 volt operation. The DS17485 also incorporates a number of enhanced features including a silicon serial number, power on/off control circuitry, 114 bytes of user NVSRAM plus 4K bytes of additional NVRAM, and 32.768 KHz output for sustaining power management activities.

The DS17485/DS17487 power control circuitry allows the system to be powered on via an external stimulus, such as a keyboard or by a time and date (wake up) alarm. The  $\overline{PWR}$  output pin can be triggered by one or either of these events, and can be used to turn on an external power supply. The  $\overline{PWR}$  pin is under software control, so that when a task is complete, the system power can then be shut down.

The DS17485 is a clock/calendar chip with the features described above. An external crystal and battery are the only components required to maintain time–of–day and memory status in the absence of power. The DS17487 incorporates the DS17485 chip, a 32.768 KHz crystal, and a lithium battery in a complete, self–contained timekeeping module. The entire unit is fully tested at Dallas Semiconductor such that a minimum of 10 years of timekeeping and data retention in the absence of V<sub>CC</sub> is guaranteed.

#### OPERATION

The block diagram in Figure 1 shows the pin connections with the major internal functions of the DS17485/DS17487. The following paragraphs describe the function of each pin.

#### SIGNAL DESCRIPTIONS

**GND, V\_{CC} – DC power is provided to the device on these pins.** V<sub>CC</sub> is the +3 volt or +5 volt input.

SQW (Square Wave Output) - The SQW pin will provide a 32 KHz square wave output, t<sub>REC</sub>, after a power-up condition has been detected. This condition sets the following bits, enabling the 32 KHz output; DV1=1, and E32K=1. A square wave will be output on this pin if either SQWE=1 or E32K=1. If E32K=1, then 32 KHz will be output regardless of the other control bits. If E32K=0, then the output frequency is dependent on the control bits in register A. The SQW pin can output a signal from one of 13 taps provided by the 15 internal divider stages of the real time clock. The frequency of the SQW pin can be changed by programming Register A as shown in Table 2. The SQW signal can be turned on and off using the SQWE bit in register B or the E32K bit in extended register 4Bh. A 32 KHz SQW signal is output when the Enable 32 KHz (E32K) bit in extended register 4Bh is a logic one, and V<sub>CC</sub> is above V<sub>PF</sub>. A 32 KHz square wave is also available when  $V_{CC}$  is less than  $V_{PF}$  if E32K=1, ABE=1, and voltage is applied to the  $V_{BAUX}$  pin.

AD0-AD7 (Multiplexed Bidirectional Address/Data Bus) - Multiplexed buses save pins because address information and data information time share the same signal paths. The addresses are present during the first portion of the bus cycle and the same pins and signal paths are used for data in the second portion of the cycle. Address/data multiplexing does not slow the access time of the DS17485 since the bus change from address to data occurs during the internal RAM access time. Addresses must be valid prior to the latter portion of ALE, at which time the DS17485/DS17487 latches the address. Valid write data must be present and held stable during the latter portion of the WR pulse. In a read cycle the DS17485/DS17487 outputs 8 bits of data during the latter portion of the  $\overline{RD}$  pulse. The read cycle is terminated and the bus returns to a high impedance state as RD transitions high. The address/data bus also serves as a bidirectional data path for the external extended RAM.

030598 2/32

ALE (RTC Address Strobe Input; active high) – A pulse on the address strobe pin serves to demultiplex the bus. The falling edge of ALE causes the RTC address to be latched within the DS17485/DS17487.

**RD** (RTC Read Input; active low) –  $\overline{RD}$  identifies the time period when the DS17485/DS17487 drives the bus with RTC read data. The  $\overline{RD}$  signal is an enable signal for the output buffers of the clock.

 $\overline{WR}$  (RTC Write Input; active low) – The  $\overline{WR}$  signal is an active low signal. The  $\overline{WR}$  signal defines the time period during which data is written to the addressed register.

 $\overline{\text{CS}}$  (RTC Chip Select Input; active low) – The Chip Select signal must be asserted low during a bus cycle for DS17485/DS17487 to be accessed.  $\overline{\text{CS}}$  must be kept in the active state during  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  timing. Bus cycles which take place with ALE asserted but without asserting  $\overline{\text{CS}}$  will latch addresses. However, no data transfer will occur.

**IRQ** (Interrupt Request Output; open drain, active low) – The IRQ pin is an active low output of the DS17485/DS17487 that can be tied to the interrupt input of a processor. The IRQ output remains low as long as the status bit causing the interrupt is present and the corresponding interrupt–enable bit is set. To clear the IRQ pin, the application software must clear all enabled flag bits contributing to IRQ's active state.

When no interrupt conditions are present, the  $\overline{IRQ}$  level is in the high impedance state. Multiple interrupting devices can be connected to an  $\overline{IRQ}$  bus. The  $\overline{IRQ}$  pin


is an open drain output and requires an external pull-up resistor.

**PWR** (Power On Output; open drain, active low) – The PWR pin is intended for use as an on/off control for the system power. With  $V_{CC}$  voltage removed from the DS17485/DS17487, PWR may be automatically activated from a Kickstart input via the  $\overline{\text{KS}}$  pin or from a Wake Up interrupt. Once the system is powered on, the state of PWR can be controlled via bits in the Dallas registers.

**KS** (Kickstart Input; active low) – When V<sub>CC</sub> is removed from the DS17485/DS17487, the system can be powered on in response to an active low transition on the KS pin, as might be generated from a key closure. V<sub>BAUX</sub> must be present and Auxiliary Battery Enable bit (ABE) must be set to 1 if the kickstart function is used, and the KS pin must be pulled up to the V<sub>BAUX</sub> supply. While V<sub>CC</sub> is applied, the KS pin can be used as an interrupt input.

**RCLR** (RAM Clear Input; active low) – If enabled by software, taking RCLR low will result in the clearing of the 114 bytes of user RAM. When enabled, RCLR can be activated whether or not  $V_{CC}$  is present.

## DS17485/DS17487 BLOCK DIAGRAM Figure 1



030598 4/32

### **DS17485 ONLY**

**X1, X2** – Connections for a standard 32.768 KHz quartz crystal. For greatest accuracy, the DS17485 must be used with a crystal that has a specified load capacitance of either 6 pF or 12.5 pF. The Crystal Select (CS) bit in Extended Control Register 4B is used to select operation with a 6 pF or 12.5 pF crystal. The crystal is attached directly to the X1 and X2 pins. There is no need for external capacitors or resistors. Note: X1 and X2 are very high impedance nodes. It is recommended that they and the crystal be guard–ringed with ground and that high frequency signals be kept away from the crystal area.

For more information on crystal selection and crystal layout considerations, please consult Application Note 58, "Crystal Considerations with Dallas Real Time Clocks". The DS17485 can also be driven by an external 32.768 KHz oscillator. In this configuration, the X1 pin is connected to the external oscillator signal and the X2 pin is floated.

 $V_{BAT}$  – Battery input for any standard 3 Volt lithium cell or other energy source. Battery voltage must be held between 2.5 and 3.7 volts for proper operation.

#### POWER-DOWN/POWER-UP CONSIDERATIONS

The real-time clock function will continue to operate and all of the RAM, time, calendar, and alarm memory locations remain nonvolatile regardless of the level of the V<sub>CC</sub> input. When V<sub>CC</sub> is applied to the DS17485/DS17487 and reaches a level of greater than V<sub>PF</sub> (power fail trip point), the device becomes accessible after t<sub>REC</sub>, provided that the oscillator is running and the oscillator countdown chain is not in reset (see Register A). This time period allows the system to stabilize after power is applied.

The DS17485/DS17487 is available in either a 3 volt or a 5 volt device.

The 5 volt device is fully accessible and data can be written and read only when V<sub>CC</sub> is greater than 4.5 volts. When V<sub>CC</sub> is below 4.5 volts, read and writes are inhibited. However, the timekeeping function continues unaffected by the lower input voltage. As V<sub>CC</sub> falls below the greater of V<sub>BAT</sub> and V<sub>BAUX</sub>, the RAM and timekeeper are switched over to a lithium battery connected either to the V<sub>BAT</sub> pin or V<sub>BAUX</sub> pin.


The 3 volt device is fully accessible and data can be written or read only when  $V_{CC}$  is greater than 2.7 volts. When  $V_{CC}$  falls below  $V_{PF}$  access to the device is inhibited. If  $V_{PF}$  is less than  $V_{BAT}$  and  $V_{BAUX}$ , the power supply is switched from  $V_{CC}$  to the backup supply (the greater of  $V_{BAT}$  and  $V_{BAUX}$ ) when  $V_{CC}$  drops below  $V_{PF}$ . If  $V_{PF}$  is greater than  $V_{BAT}$  and  $V_{BAUX}$ , the power supply is switched from  $V_{CC}$  to the backup supply when  $V_{CC}$  drops below the larger of  $V_{BAT}$  and  $V_{BAUX}$ .

When  $V_{CC}$  falls below  $V_{PF}$ , the chip is write–protected. With the possible exception of the KS,  $\overline{PWR}$ ,  $\overline{RCLR}$  and SQW pins, all inputs are ignored and all outputs are in a high impedance state.

#### RTC ADDRESS MAP

The address map for the RTC registers of the DS17485/DS17487 is shown in Figure 2. The address map consists of the 14 clock/calendar registers. Ten registers contain the time, calendar, and alarm data, and four bytes are used for control and status. All registers can be directly written or read except for the following:

- 1. Registers C and D are read-only.
- 2. Bit 7 of Register A is read-only.
- 3. The high order bit of the seconds byte is read-only.



## DS17485 REAL TIME CLOCK ADDRESS MAP Figure 2

**TIME, CALENDAR AND ALARM LOCATIONS** The time and calendar information is obtained by reading the appropriate register bytes shown in Table 1. The time, calendar, and alarm are set or initialized by writing the appropriate register bytes. The contents of the time, calendar, and alarm registers can be either Binary or Binary–Coded Decimal (BCD) format. Table 1 shows the binary and BCD formats of the twelve time, calendar, and alarm locations that reside in both bank 0 and in bank 1, plus the two extended registers that reside in bank 1 only (bank 0 and bank 1 switching will be explained later in this text).

Before writing the internal time, calendar, and alarm registers, the SET bit in Register B should be written to a logic one to prevent updates from occurring while access is being attempted. Also at this time, the data format (binary or BCD), should be set via the data mode bit (DM) of Register B. All time, calendar, and alarm registers must use the same data mode. The set bit in Register B should be cleared after the data mode bit has been written to allow the real-time clock to update the time and calendar bytes.

Once initialized, the real-time clock makes all updates in the selected mode. The data mode cannot be changed without reinitializing the ten data bytes. The 24/12 bit cannot be changed without reinitializing the hour locations. When the 12-hour format is selected, the high order bit of the hours byte represents PM when it is a logic one. The time, calendar, and alarm bytes are always accessible because they are double buffered. Once per second the ten bytes are advanced by one second and checked for an alarm condition. If a read of the time and calendar data occurs during an update, a problem exists where seconds, minutes, hours, etc. may not correlate. The probability of reading incorrect time and calendar data is low. Several methods of avoiding any possible incorrect time and calendar reads are covered later in this text.

The four alarm bytes can be used in two ways. First, when the alarm time is written in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day if the alarm enable bit is high. The second use condition is to insert a "don't care" state in one or more of the four alarm bytes. The "don't care" code is any hexadecimal value from C0 to FF. The two most significant bits of each byte set the "don't care" condition when at logic 1. An alarm will be generated each hour when the "don't care" bits are set in the hours byte. Similarly, an alarm is generated every minute with "don't care" codes in the hours and minute alarm bytes. The "don't care" codes in all three alarm bytes create an interrupt every second. The three alarm bytes may be used in conjunction with the date alarm as described in the Wakeup/Kickstart section. The century counter will be discussed later in this text.

030598 6/32

ADDRESS	FUNCTION	DECIMAL	RANGE			
LOCATION	FUNCTION	RANGE	BINARY DATA MODE	BCD DATA MODE		
00H	Seconds	0–59	00–3B	00–59		
01H	Seconds Alarm	0–59	00–3B	00–59		
02H	Minutes	0–59	00–3B	00–59		
03H	Minutes Alarm	0–59	00–3B	00–59		
04H	Hours 12-hr. Mode	1–12	01-0C AM, 81-8C PM	01-12 AM, 81-92 PM		
	Hours 24–Hour Mode	0–23	00–17	00–23		
05H	Hours Alarm 12-hr. Mode	1–12	01-0C AM, 81-8C PM	01-12AM, 81-92 PM		
	Hours Alarm 24-hr. Mode	0–23	00–17	00–23		
06H	Day of Week Sunday=1	1–7	01–07	01–07		
07H	Date of Month	1–31	01–1F	01–31		
08H	Month	1–12	01–0C	01–12		
09H	Year	0—99	00–63	00–99		
BANK 1, 48H	Century	0–99	00–63	00–99		
BANK 1, 49H	Date Alarm	1–31	01–1F	01–31		

## TIME, CALENDAR AND ALARM DATA MODES Table 1

#### **CONTROL REGISTERS**

**NONVOLATILE RAM – RTC** 

The four control registers; A, B, C, and D reside in both bank 0 and bank 1. These registers are accessible at all times, even during the update cycle.

The general purpose nonvolatile RAM bytes are not

dedicated to any special function within the

DS17485/DS17487. They can be used by the applica-

tion program as nonvolatile memory and are fully avail-

The user RAM is divided into two separate memory

banks. When the bank 0 is selected, the 14 real time

clock registers and 114 bytes of user RAM are accessi-

ble. When bank 1 is selected, an additional 4K bytes of

user RAM are accessible through the extended RAM

# 2. Periodic interrupt

- 3. Update-ended interrupt
- 4. Wake up interrupt
- 5. Kickstart interrupt
- 6. RAM clear interrupt

The conditions which generate each of these independent interrupt conditions are described in greater detail elsewhere in this data sheet. This section describes the overall control of the interrupts.

The application software can select which interrupts, if any, are to be used. There are a total of six bits including three bits in Register B and three bits in Extended Register 4B which enable the interrupts. The extended register locations are described later. Writing a logic 1 to an interrupt enable bit permits that interrupt to be initiated when the event occurs. A logic 0 in the interrupt enable bit prohibits the IRQ pin from being asserted from that interrupt condition. If an interrupt flag is already set when an interrupt is enabled, IRQ will immediately be set at an active level, even though the event initiating the interrupt condition may have occurred much earlier. As

# address and data registers.

able during the update cycle.

## INTERRUPT CONTROL

The DS17485/DS17487 includes six separate, fully automatic sources of interrupt for a processor:

1. Alarm interrupt

a result, there are cases where the software should clear these earlier generated interrupts before first enabling new interrupts.

When an interrupt event occurs, the relating flag bit is set to a logic 1 in Register C or in Extended Register 4A. These flag bits are set regardless of the setting of the corresponding enable bit located either in Register B or in Extended Register 4B. The flag bits can be used in a polling mode without enabling the corresponding enable bits.

However, care should be taken when using the flag bits of Register C as they are automatically cleared to 0 immediately after they are read. Double latching is implemented on these bits so that bits which are set remain stable throughout the read cycle. All bits which were set are cleared when read and new interrupts which are pending during the read cycle are held until after the cycle is completed. One, two, or three bits can be set when reading Register C. Each utilized flag bit should be examined when read to ensure that no interrupts are lost.

The flag bits in Extended Register 4A are not automatically cleared following a read. Instead, each flag bit can be cleared to 0 only by writing 0 to that bit.

When using the flag bits with fully enabled interrupts, the IRQ line will be driven low when an interrupt flag bit is set and its corresponding enable bit is also set. IRQ will be held low as long as at least one of the six possible interrupt sources has it s flag and enable bits both set. The IRQF bit in Register C is a 1 whenever the IRQ pin is being driven low as a result of one of the six possible active Therefore, determination sources. that the DS17485/DS17487 initiated an interrupt is accomplished by reading Register C and finding IRQF=1. IRQF will remain set until all enabled interrupt flag bits are cleared to 0.

### SQUARE WAVE OUTPUT SELECTION

The SQW pin can be programmed to output a variety of frequencies divided down from the 32.768 KHz crystal tied to X1 and X2. The square wave output is enabled and disabled via the SQWE bit in Register B or the E32K bit in extended register 4Bh. If the square wave is enabled (SQWE=1 or E32K=1), then the output frequency will be determined by the settings of the E32K bit in Extended Register 4Bh and by the RS3–0 bits in Reg-

ister A. If E32K=1, then a 32.768 KHz square wave will be output on the SQW pin regardless of the settings of RS3–0 and SQWE.

If E32K = 0, then the square wave output frequency is determined by the RS3–0 bits. These bits control a 1–of–15 decoder which selects one of thirteen taps that divide the 32.768 KHz frequency. The RS3–0 bits establish the SQW output frequency as shown in Table 2. In addition, RS3–0 bits control the periodic interrupt selection as described below.

If E32K=1, and the Auxiliary Battery Enable bit (ABE, bank 1; register 04BH) is enabled, and voltage is applied to V<sub>BAUX</sub> then the 32 KHz square wave output signal will be output on the SQW pin in the absence of V<sub>CC</sub>. This facility is provided to clock external power management circuitry. If any of the above requirements are not met, no square wave output signal will be generated on the SQW pin in the absence of V<sub>CC</sub>.

A pattern of 01X in the DV2, DV1, and DV0, bits respectively, will turn the oscillator on and enable the countdown chain. Note that this is different than the DS1287, which required a pattern of 010 in these bits. DV0 is now a "don't care" because it is used for selection between register banks 0 and 1.

A pattern of 11X will turn the oscillator on, but the oscillator's countdown chain will be held in reset, as it was in the DS1287. Any other bit combination for DV2 and DV1 will keep the oscillator off.

#### PERIODIC INTERRUPT SELECTION

The periodic interrupt will cause the  $\overline{IRQ}$  pin to go to an active state from once every 500 ms to once every 122 µs. This function is separate from the alarm interrupt which can be output from once per second to once per day. The periodic interrupt rate is selected using the same RS3–0 bits in Register A which select the square wave frequency (see Table 2). Changing the bits affects both the square wave frequency and the periodic interrupt output. However, each function has a separate enable bit in Register B. The SQWE and E32K bits control the square wave output. Similarly, the periodic interrupt is enabled by the PIE bit in Register B. The periodic interrupt can be used with software counters to measure inputs, create output intervals, or await the next needed software function.

## UPDATE CYCLE

The Serialized RTC executes an update cycle once per second regardless of the SET bit in Register B. When the SET bit in Register B is set to one, the user copy of the double buffered time, calendar, alarm and elapsed time byte is frozen and will not update as the time increments. However, the time countdown chain continues to update the internal copy of the buffer. This feature allows the time to maintain accuracy independent of reading or writing the time, calendar, and alarm buffers and also guarantees that time and calendar information is consistent. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match or if a "don't care" code is present in all alarm locations.

There are three methods that can handle access of the real-time clock that avoid any possibility of accessing

inconsistent time and calendar data. The first method uses the update–ended interrupt. If enabled, an interrupt occurs after every up date cycle that indicates that over 999 ms are available to read valid time and date information. If this interrupt is used, the IRQF bit in Register C should be cleared before leaving the interrupt routine.

A second method uses the update–in–progress bit (UIP) in Register A to determine if the update cycle is in progress. The UIP bit will pulse once per second. After the UIP bit goes high, the update transfer occurs 244  $\mu$ s later. If a low is read on the UIP bit, the user has at least 244  $\mu$ s before the time/calendar data will be changed. Therefore, the user should avoid interrupt service routines that would cause the time needed to read valid time/calendar data to exceed 244  $\mu$ s.


EXT. REG. B	SE	LECT BITS	REGISTE	R A	t <sub>PI</sub> PERIODIC	SQW OUTPUT	
E32K	RS3	RS2	RS1	RS0	INTERRUPT RATE	FREQUENCY	
0	0	0	0	0	None	None	
0	0	0	0	1	3.90625 ms	256 Hz	
0	0	0	1	0	7.8125 ms	128 Hz	
0	0	0	1	1	122.070 μs	8.192 KHz	
0	0	1	0	0	244.141 μs	4.096 KHz	
0	0	1	0	1	488.281 μs	2.048 KHz	
0	0	1	1	0	976.5625 μs	1.024 KHz	
0	0	1	1	1	1.953125 ms	512 Hz	
0	1	0	0	0	3.90625 ms	256 Hz	
0	1	0	0	1	7.8125 ms	128 Hz	
0	1	0	1	0	15.625 ms	64 Hz	
0	1	0	1	1	31.25 ms	32 Hz	
0	1	1	0	0	62.5 ms	16 Hz	
0	1	1	0	1	125 ms	8 Hz	
0	1	1	1 0 250 ms		4 Hz		
0	1	1	1	1	500 ms	2 Hz	
1	Х	Х	Х	Х	*	32.768 KHz	

PERIODIC INTERRUPT RATE AND SQUARE WAVE OUTPUT FREQUENCY Table 2

\*RS3-RS0 determine periodic interrupt rates as listed for E32K=0.

The third method uses a periodic interrupt to determine if an update cycle is in progress. The UIP bit in Register A is set high between the setting of the PF bit in Register C (see Figure 3). Periodic interrupts that occur at a rate of greater than  $t_{BUC}$  allow valid time and date information to be reached at each occurrence of the periodic interrupt. The reads should be complete within  $(t_{PI} / 2 + t_{BUC})$  to ensure that data is not read during the update cycle.

## UPDATE-ENDED AND PERIODIC INTERRUPT RELATIONSHIP Figure 3



 $t_{PI}$  = PERIODIC INTERRUPT TIME INTERNAL PER TABLE 1  $t_{RUIC}$  = DELAY TIME BEFORE UPDATE CYCLE = 244 µs

#### **REGISTER A**

MSB	_						LSB
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
UIP	DV2	DV1	DV0	RS3	RS2	RS1	RS0

UIP – The Update In Progress (UIP) bit is a status flag that can be monitored. When the UIP bit is a one, the update transfer will soon occur. When UIP is a zero, the update transfer will not occur for at least 244  $\mu$ s. The time, calendar, and alarm information in RAM is fully available for access when the UIP bit is zero. The UIP bit is read only. Writing the SET bit in Register B to a one inhibits any update transfer and clears the UIP status bit.

DV2, DV1, DV0 – These bits are defined as follows:

- DV2 = Countdown Chain 1 – resets countdown chain only if DV1=1
- 0 countdown chain enabled DV1 = Oscillator Enable
  - 0 oscillator off 1 – oscillator on,  $V_{CC}$  power–up state
- DV0 = Bank Select
- 0 original bank
  - 1 extended registers

A pattern of 01X is the only combination of bits that will turn the oscillator on and allow the RTC to keep time. A pattern of 11X will enable the oscillator but holds the countdown chain in reset. The next update will occur at 500 ms after a pattern of 01X is written to DV2, DV1, and DV0.

RS3, RS2, RS1, RS0 – These four rate-selection bits select one of the 13 taps on the 15-stage divider or disable the divider output. The tap selected can be used to generate an output square wave (SQW pin) and/or a periodic interrupt. The user can do one of the following

Enable the interrupt with the PIE bit;

Enable the SQW output pin with the SQWE or E32K bits;

Enable both at the same time and the same rate; or

Enable neither.

Table 2 lists the periodic interrupt rates and the square wave frequencies that can be chosen with the RS bits.

030598 10/32

## **REGISTER B**

MSB							LSB
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
SET	PIE	AIE	UIE	SQWE	DM	24/12	DSE

**SET** – When the SET bit is a zero, the update transfer functions normally by advancing the counts once per second. When the SET bit is written to a one, any update transfer is inhibited and the program can initialize the time and calendar bytes without an update occurring in the midst of initializing. Read cycles can be executed in a similar manner. SET is a read/write bit that is not modified by internal functions of the DS17485/DS17487.

**PIE** – The Periodic Interrupt Enable bit is a read/write bit which allows the Periodic Interrupt Flag (PF) bit in Register C to drive the  $\overline{IRQ}$  pin low. When the PIE bit is set to one, periodic interrupts are generated by driving the  $\overline{IRQ}$  pin low at a rate specified by the RS3–RS0 bits of Register A. A zero in the PIE bit blocks the  $\overline{IRQ}$  output from being driven by a periodic interrupt, but the Periodic Flag (PF) bit is still set at the periodic rate. PIE is not modified by any internal DS17485/DS17487 functions.

**AIE** – The Alarm Interrupt Enable (AIE) bit is a read/ write bit which, when set to a one, permits the Alarm Flag (AF) bit in register C to assert  $\overline{IRQ}$ . An alarm interrupt occurs for each second that the three time bytes equal the three alarm bytes including a don't care alarm code of binary 11XXXXXX. When the AIE bit is set to zero, the AF bit does not initiate the  $\overline{IRQ}$  signal. The internal functions of the DS17485/DS17487 do not affect the AIE bit.

**UIE** – The Update Ended Interrupt Enable (UIE) bit is a read/write that enables the Update End Flag (UF) bit in Register C to assert  $\overline{IRQ}$ . The SET bit going high clears the UIE bit.

**SQWE** – When the Square Wave Enable (SQWE) bit is set to a one and E32K=0, a square wave signal at the frequency set by the rate-selection bits RS3 through RS0 is driven out on the SQW pin. When the SQWE bit is set to zero and E32K=0, the SQW pin is held low. SQWE is a read/write bit. SQWE is set to a one when  $V_{CC}$  is powered up.

**DM** – The Data Mode (DM) bit indicates whether time and calendar information is in binary or BCD format. The DM bit is set by the program to the appropriate format and can be read as required. This bit is not modified by internal functions. A one in DM signifies binary data while a zero in DM specifies Binary Coded Decimal (BCD) data.

24/12 – The 24/12 control bit establishes the format of the hours byte. A one indicates the 24–hour mode and a zero indicates the 12–hour mode. This bit is read/write.

DSE – The Daylight Savings Enable (DSE) bit is a read/ write bit which enables two special updates when DSE is set to one. On the first Sunday in April the time increments from 1:59:59 AM to 3:00:00 AM. On the last Sunday in October when the time first reaches 1:59:59 AM it changes to 1:00:00 AM. These special updates do not occur when the DSE bit is a zero. This bit is not affected by internal functions.

## **REGISTER C**

MSB							LSB
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
IRQF	PF	AF	UF	0	0	0	0

**IRQF** – The Interrupt Request Flag (IRQF) bit is set to a one when one or more of the following are true:

PF = PIE = 1	WF =	WIE = 1
AF = AIE = 1	KF =	KSE= 1
UF = UIE = 1	RF =	RIE = 1

i.e.,  $IRQF = (PF \bullet PIE) + (AF \bullet AIE) + (UF \bullet UIE) + (WF \bullet WIE) + (KF \bullet KSE) + (RF \bullet RIE)$ 

Any time the IRQF bit is a one, the  $\overline{IRQ}$  pin is driven low. Flag bits PF, AF, and UF are cleared after Register C is read by the program.

**PF** – The Periodic Interrupt Flag (PF) is a read–only bit which is set to a one when an edge is detected on the selected tap of the divider chain. The RS3 through RS0 bits establish the periodic rate. PF is set to a one independent of the state of the PIE bit. When both PF and PIE are ones, the IRQ signal is active and will set the IRQF bit. The PF bit is cleared by a software read of Register C.

AF - A one in the Alarm Interrupt Flag (AF) bit indicates that the current time has matched the alarm time. If the AIE bit is also a one, the IRQ pin will go low and a one will appear in the IRQF bit. A read of Register C will clear AF. UF – The Update Ended Interrupt Flag (UF) bit is set after each update cycle. When the UIE bit is set to one, the one in UF causes the IRQF bit to be a one which will assert the IRQ pin. UF is cleared by reading Register C.

**BIT 3 THROUGH BIT 0** – These are unused bits of the status Register C. These bits always read zero and cannot be written.

## **REGISTER D**

MSB							LSB
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
VRT	0	0	0	0	0	0	0

**VRT** – The Valid RAM and Time bit is a read only status bit. When VRT = 0, the RTC and RAM data are questionable and indicates that the lithium energy source has been exhausted and should be replaced. This bit indicates the status of the V<sub>BAT</sub> and V<sub>BAUX</sub> inputs.

**BIT 6 THROUGH BIT 0** – The remaining bits of Register D are not usable. They cannot be written and, when read, they will always read zero.

#### **EXTENDED FUNCTIONS**

The extended functions provided by the DS17485/DS17487 that are new to the RAMified RTC family are accessed via a software controlled bank switching scheme, as illustrated in Figure 4. In bank 0, the clock/calendar registers and 50 bytes of user RAM are in the same locations as for the DS1287. As a result,


existing routines implemented within BIOS, DOS, or application software packages can gain access to the DS17485/DS17487 clock registers with no changes. Also in bank 0, an extra 64 bytes of RAM are provided at addresses just above the original locations for a total of 114 directly addressable bytes of user RAM.

When bank 1 is selected, the clock/calendar registers and the original 50 bytes of user RAM still appear as bank 0. However, the Dallas registers which provide control and status for the extended functions will be accessed in place of the additional 64 bytes of user RAM. The major extended functions controlled by the Dallas registers are listed below:

- 1. 64-bit Silicon Serial Number
- 2. Century counter
- 3. Date Alarm
- 4. Auxiliary Battery Control/Status
- 5. Wake Up
- 6. Kickstart
- 7. RAM Clear Control/Status
- 8. 4K bytes Extended RAM Access

The bank selection is controlled by the state of the DV0 bit in register A. To access bank 0 the DV0 bit should be written to a 0. To access bank 1, DV0 should be written to a 1. Register locations designated as reserved in the bank 1 map are reserved for future use by Dallas Semiconductor. Bits in these locations cannot be written and will return a 0 if read.

030598 12/32



### DS17485/DS17487 EXTENDED REGISTER BANK DEFINITION Figure 4

030598 13/32

#### SILICON SERIAL NUMBER

A unique 64–bit lasered serial number is located in bank 1, registers 40h–47h. This serial number is divided into three parts. The first byte in register 40h contains a model number to identify the device type and revision of the DS17485/DS17487. Registers 41h–46h contain a unique binary number. Register 47h contains a CRC byte used to validate the data in registers 40h–46h. All eight bytes of the serial number are read–only registers.

The DS17485/DS17487 is manufactured such that no two devices will contain an identical number in locations 41h - 47h.

#### **CENTURY COUNTER**

A register has been added in bank 1, location 48H, to keep track of centuries. The value is read in either binary or BCD according to the setting of the DM bit.

## **RTC WRITE COUNTER**

An eight bit counter located in extended register bank 1, 5Eh, will count the number of times the RTC is written to. This counter will be incremented on the rising edge of the  $\overline{WR}$  signal every time that the  $\overline{CS}$  signal qualifies it. This counter is a read–only register and will roll–over after 256 RTC write pulses. This counter can be used to determine if and how many RTC writes have occurred since the last time this register was read.

#### 4K X 8 EXTENDED RAM

The DS17485/DS17487 provides 4K x 8 of on–chip SRAM which is controlled as nonvolatile storage sustained from a lithium battery. On power–up, the RAM is taken out of write protect status by the internal power OK signal (POK) generated from the write protect circuitry.

The on-chip 4K x 8 nonvolatile SRAM is accessed via the eight multiplexed address/data lines AD7 to AD0. Access to the SRAM is controlled by three on-chip latch registers. Two registers are used to hold the SRAM address, and the other register is used to hold read/write data. The SRAM address space is from 00h to 0FFFh.

Access to the extended 4K x 8 RAM is controlled via three of the Dallas registers shown in Figure 4. The Dallas registers in bank 1 must first be selected by setting the DV0 bit in register A to a logic 1. The 12–bit address of the RAM location to be accessed must be loaded into the extended RAM address registers located at 50h and 51h. The least significant address byte should be written to location 50h, and the most significant 4-bits (right-justified) should be loaded in location 51h. Data in the addressed location may be read by performing a read operation from location 53h, or written to by performing a write operation to location 53h. Data in any addressed location may be read or written repeatedly without changing the address in location 50h and 51h.

To read or write consecutive extended RAM locations, a burst mode feature can be enabled to increment the extended RAM address. To enable the burst mode feature, set the BME bit in the extended control register 4Ah, to a logic 1. With burst mode enabled, write the extended RAM starting address location to registers 50h and 51h. Then read or write the extended RAM data from/to register 53h. The extended RAM address locations are automatically incremented on the rising edge of  $\overline{RD}$  or  $\overline{WR}$  only when register 53h is being accessed. Refer to the Burst Mode Timing Waveform.

#### **AUXILIARY BATTERY**

The V<sub>BAUX</sub> input is provided to supply power from an auxiliary battery for the DS17485/DS17487 kickstart, wake up, and SQW output features in the absence of V<sub>CC</sub>. This power source must be available in order to use these auxiliary features when no V<sub>CC</sub> is applied to the device.

The Auxiliary Battery Enable (ABE; bank 1, register 04BH) bit in extended control register 4B is used to turn on and off the auxiliary battery for the above functions in the absence of V<sub>CC</sub>. When set to a 1, V<sub>BAUX</sub> battery power is enabled, and when cleared to 0, V<sub>BAUX</sub> battery power is disabled to these functions.

In the DS17485/DS17487, this auxiliary battery may be used as the primary backup power source for maintaining the clock/calendar, user RAM, and extended external RAM functions. This occurs if the V<sub>BAT</sub> pin is at a lower voltage than V<sub>BAUX</sub>. If the DS17485 is to be backed–up using a single battery with the auxiliary features enabled, then V<sub>BAUX</sub> should be used and V<sub>BAT</sub> should be grounded. If V<sub>BAUX</sub> is not to be used, it should be grounded and ABE should be cleared to 0.

#### WAKE UP/KICKSTART

The DS17485/DS17487 incorporates a wake up feature which can power the system on at a pre-determined date through activation of the  $\overline{PWR}$  output pin. In addi-

tion, the kickstart feature can allow the system to be powered up in response to a low going transition on the KS pin, without operating voltage applied to the V<sub>CC</sub> pin. As a result, system power may be applied upon such events as a key closure, or modem ring detect signal. In order to use either the wake up or the kickstart features, the DS17485/DS17487 must have an auxiliary battery connected to the V<sub>BAUX</sub> pin and the oscillator must be running and the countdown chain must not be in reset (Register A DV2, DV1, DV0 = 01X). If DV2, DV1, and DV0 are not in this required state, the PWR pin will not be driven low in response to a kickstart or wakeup condition, while in battery-backed mode.

The wake up feature is controlled through the Wake up Interrupt Enable bit in extended control register 4B (WIE, bank 1, 04BH). Setting WIE to 1 enables the wake up feature, clearing WIE to 0 disables it. Similarly, the kickstart feature is controlled through the Kickstart Interrupt Enable bit in extended control register 4B (KSE, bank 1, 04BH).

A wake up sequence will occur as follows: When wake up is enabled via WIE = 1 while the system is powered down (no V<sub>CC</sub> voltage), the clock/calendar will monitor the current date for a match condition with the date alarm register (bank 1, register 049H). In conjunction with the date alarm register, the hours, minutes, and seconds alarm bytes in the clock/calendar register map (bank 0, registers 05H, 03H, and 01H) are also monitored. As a result, a wake up will occur at the date and time specified by the date, hours, minutes, and seconds alarm register values. This additional alarm will occur regardless of the programming of the AIE bit (bank 0, register B, 0BH). When the match condition occurs, the PWR pin will automatically be driven low. This output can be used to turn on the main system power supply which provides V<sub>CC</sub> voltage to the DS17485/DS17487 as well as the other major components in the system. Also at this time, the Wake Up flag (WF, bank 1, register 04AH) will be set, indicating that a wake up condition has occurred.

A kickstart sequence will occur when kickstarting is enabled via KSE = 1. While the system is powered down, the  $\overline{\text{KS}}$  input pin will be monitored for a low going transition of minimum pulse width t<sub>KSPW</sub>. When such a transition is detected, the  $\overline{\text{PWR}}$  line will be pulled low, as it is for a wake up condition. Also at this time, the Kickstart Flag (KF, bank 1, register 04AH) will be set, indicating that a kickstart condition has occurred. The timing associated with both the wake up and kickstarting sequences is illustrated in the Wake Up / Kickstart Timing Diagram in the Electrical Specifications section of this data sheet. The timing associated with these functions is divided into 5 intervals, labeled 1-5 on the diagram.

The occurrence of either a kickstart or wake up condition will cause the  $\overline{PWR}$  pin to be driven low, as described above. During interval 1, if the supply voltage on the DS17485/DS17487  $V_{CC}$  pin rises above the 3 volt power fail level before the power on timeout period (t<sub>POTO</sub>) expires, then  $\overline{PWR}$  will remain at the active low level. If  $V_{CC}$  does not rise above the 3 volt power fail voltage in this time, then the  $\overline{PWR}$  output pin will be turned off and will return to its high impedance level. In this event, the  $\overline{IRQ}$  pin will also remain tri–stated. The interrupt flag bit (either WF or KF) associated with the attempted power on sequence will remain set until cleared by software during a subsequent system power on.

If V<sub>CC</sub> is applied within the timeout period, then the system power on sequence will continue as shown in intervals 2–5 in the timing diagram. During interval 2,  $\overline{PWR}$  will remain active and  $\overline{IRQ}$  will be driven to its active low level, indicating that either WF or KF was set in initiating the power on. In the diagram  $\overline{KS}$  is assumed to be pulled up to the V<sub>BAUX</sub> supply. Also at this time, the PAB bit will be automatically cleared to 0 in response to a successful power on. The  $\overline{PWR}$  line will remain active as long as the PAB remains cleared to 0.

At the beginning of interval 3, the system processor has begun code execution and clears the interrupt condition of WF and/or KF by writing zeroes to both of these control bits. As long as no other interrupt within the DS17485/DS17487 is pending, the IRQ line will be taken inactive once these bits are reset. Execution of the application software may proceed. During this time, both the wake up and kickstart functions may be used to generate status and interrupts. WF will be set in response to a date, hours, minutes, and seconds match condition. KF will be set in response to a low going transition on KS. If the associated interrupt enable bit is set (WIE and/or KSE) then the IRQ line will driven active low in response to enabled event. In addition, the other possible interrupt sources within the DS17485/DS17487 may cause IRQ to be driven low. While system power is applied, the on chip logic will always attempt to drive the PWR pin active in response to the enabled kickstart or wake up condition. This is true even if PWR was previously inactive as the result of power being applied by some means other than wake up or kickstart.

The system may be powered down under software control by setting the PAB bit to a logic 1. This causes the open-drain PWR pin to be placed in a high impedance state, as shown at the beginning of interval 4 in the timing diagram. As  $V_{CC}$  voltage decays, the IRQ output pin will be placed in a high impedance state when  $V_{CC}$  goes below  $V_{PF}$ . If the system is to be again powered on in response to a wake up or kickstart, then the both the WF and KF flags should be cleared and WIE and/or KSE should be enabled prior to setting the PAB bit.

During interval 5, the system is fully powered down. Battery backup of the clock calendar and nonvolatile RAM is in effect and  $\overline{IRQ}$  is tri–stated, and monitoring of wake up and kickstart takes place. If PRS=1,  $\overline{PWR}$ stays active, otherwise if PRS=0  $\overline{PWR}$  is tri–stated.

#### **RAM CLEAR**

The DS17485/DS17487 provides a RAM clear function for the 114 bytes of user RAM. When enabled, this function can be performed regardless of the condition of the  $V_{CC}$  pin.

The RAM clear function is enabled or disabled via the RAM Clear Enable bit (RCE; bank 1, register 04BH). When this bit is set to a logic 1, the 114 bytes of user RAM will be cleared (all bits set to 1) when an active low transition is sensed on the RCLR pin. This action will have no effect on either the clock/calendar settings or upon the contents of the extended RAM. The RAM clear Flag (RF, bank 1, register 04AH) will be set when the RAM clear operation has been completed. If V<sub>CC</sub> is present at the time of the RAM clear and RIE=1, the IRQ line will also be driven low upon completion. The interrupt condition can be cleared by writing a zero to the RF bit. The IRQ line will then return to its inactive high level provided there are no other pending interrupts. Once the RCLR pin is activated, all read/write accesses are locked out for a minimum recover time, specified as t<sub>REC</sub> in the Electrical Characteristics section.

When RCE is cleared to zero, the RAM clear function is disabled. The state of the  $\overline{\text{RCLR}}$  pin will have no effect on the contents of the user RAM, and transitions on the  $\overline{\text{RCLR}}$  pin have no effect on RF.

## EXTENDED CONTROL REGISTERS

Two extended control registers are provided to supply controls and status information for the extended features offered by the DS17485/DS17487. These are designated as extended control registers 4A and 4B and are located in register bank 1, locations 04AH and 04BH, respectively. The functions of the bits within these registers are described as follows.

#### **EXTENDED CONTROL REGISTER 4A**

MSB							LSB
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
VRT2	INCR	BME	*	PAB	RF	WF	KF

 $\label{eq:VRT2-The Valid RAM and Time 2 bit is a read only status bit. When VRT2 = 0, the RTC and RAM data are questionable and indicates that the lithium energy source connected to the V_{BAUX} input has been exhausted and should be replaced. This bit indicates the status of the V_{BAUX} input.$ 

**INCR** – Increment in Progress status bit. This bit is set to a 1 when an increment to the time/date registers is in progress and the alarm checks are being made. INCR will be set to a 1 at  $122 \,\mu s$  before the update cycle starts and will be cleared to 0 at the end of each update cycle.

**BME** – Burst Mode Enable. The burst mode enable bit allows the extended user RAM address registers to automatically increment for consecutive reads and writes. When BME is set to a logic one, the automatic incrementing will be enabled and when BME is set to a logic zero, the automatic incrementing will be disabled.

**PAB** – Power Active Bar control bit. When this bit is 0, the  $\overrightarrow{PWR}$  pin is in the active low state. When this bit is 1, the  $\overrightarrow{PWR}$  pin is in the high impedance state. This bit can be written to a logic 1 or 0 by the user. If either WF AND WIE = 1 OR KF AND KSE = 1, the PAB bit will be cleared to 0.

RF - Ram Clear Flag. This bit will be set to a logic 1 when a high to low transition occurs on the  $\overline{RCLR}$  input if RCE=1. The RF bit is cleared by writing it to a logic 0. This bit can also be written to a logic 1 to force an interrupt condition.

030598 16/32

**WF** – Wake up Alarm Flag – This bit is set to 1 when a wake up alarm condition occurs or when the user writes it to a 1. WF is cleared by writing it to a 0.

KF - Kickstart Flag - This bit is set to a 1 when a kickstart condition occurs or when the user writes it to a 1.This bit is cleared by writing it to a logic 0.

#### **EXTENDED CONTROL REGISTER 4B**

MSB	_						LSB
BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
ABE	E32K	CS	RCE	PRS	RIE	WIE	KSE

ABE- Auxiliary Battery Enable. This bit when written to a logic 1 will enable the  $V_{BAUX}$  pin for extended functions.

**E32K** – Enable 32.768 KHz output. This bit when written to a logic 1 will enable the 32.768 KHz oscillator frequency to be output on the SQW pin. E32K is set to a one when  $V_{CC}$  is powered up.

CS – Crystal Select Bit. When CS is set to a 0, the oscillator is configured for operation with a crystal that has a 6 pF specified load capacitance. When CS=1, the oscillator is configured for a 12.5 pF crystal.

**RCE** – RAM Clear Enable bit. When set to a 1, this bit enables a low level on  $\overline{\text{RCLR}}$  to clear all 114 bytes of user RAM. When RCE = 0,  $\overline{\text{RCLR}}$  and the RAM clear function are disabled.

**PRS** – PAB Reset Select Bit. When set to a 0 the  $\overline{PWR}$  pin will be set Hi–Z when the DS17485 goes into power fail. When set to a 1, the  $\overline{PWR}$  pin will remain active upon entering power fail.

**RIE** – Ram Clear Interrupt Enable. When RIE is set to a 1, the IRQ pin will be driven low when a RAM clear function is completed.

**WIE** – Wake Up Alarm Interrupt Enable. When  $V_{CC}$  voltage is absent and WIE is set to a 1, the  $\overline{PWR}$  pin will be driven active low when a wake up condition occurs,


causing the WF bit to be set to 1. When  $V_{CC}$  is then applied, the  $\overline{IRQ}$  pin will also be driven low. If WIE is set while system power is applied, both  $\overline{IRQ}$  and  $\overline{PWR}$  will be driven low in response to WF being set to 1. When WIE is cleared to a 0, the WF bit will have no effect on the  $\overline{PWR}$  or  $\overline{IRQ}$  pins.

**KSE** – Kickstart Interrupt Enable. When V<sub>CC</sub> voltage is absent and KSE is set to a 1, the  $\overline{PWR}$  pin will be driven active low when a kickstart condition occurs (KS pulsed low), causing the KF bit to be set to 1. When V<sub>CC</sub> is then applied, the  $\overline{IRQ}$  pin will also be driven low. If KSE is set to 1 while system power is applied, both  $\overline{IRQ}$  and  $\overline{PWR}$ will be driven low in response to KF being set to 1. When KSE is cleared to a 0, the KF bit will have no effect on the  $\overline{PWR}$  or  $\overline{IRQ}$  pins.

\* Reserved bits. These bits are reserved for future use by Dallas Semiconductor. They can be read and written, but have no effect on operation.

### SYSTEM MAINTENANCE INTERRUPT (SMI) RECOVERY STACK

An SMI recovery register stack is located in the extended register bank, locations 4Eh and 4Fh. This register stack, shown below, can be used by the BIOS to recover from an SMI occurring during an RTC read or write.




'	0	5	-	5	2		0
DV0	AD6	AD5	AD4	AD3	AD2	AD1	AD0

REGISTER BIT DEFINITION

030598 17/32

The RTC address is latched on the falling edge of the ALE signal. Each time an RTC address is latched, the register address stack is pushed. The stack is only four registers deep, holding the three previous RTC

addresses in addition to the current RTC address being accessed. The following waveform illustrates how the BIOS could recover the RTC address when an SMI occurs.



- 1. The RTC address is latched.
- 2. An SMI is generated before an RTC read or write occurs.
- 3. RTC address 0Ah is latched and the address from "1" is pushed to the "RTC Address 1" stack location. This step is necessary to change the bank select bit, DV0=1.
- RTC address 4Eh is latched and the address from "1" is pushed to location 4Eh, "RTC Address 2" while 0Ah is pushed to the "RTC Address – 1" location. The data in this register, 4Eh, is the RTC address lost due to the SMI.

030598 18/32

ABSOLUTE MAXIMUM RATINGS\* Voltage on Any Pin Relative to Ground Operating Temperature Storage Temperature DS17485 Storage Temperature DS17487 Soldering Temperature

-0.3V to +7.0V  $0^{\circ}$ C to  $70^{\circ}$ C -55°C to +125°C -40°C to +70°C 260°C for 10 seconds (See Note 13)

\* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERA	(0°C to 70°C					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage 5 Volt Operation	V <sub>CC</sub>	4.5	5.0	5.5	V	1
Power Supply Voltage 3 Volt Operation	V <sub>CC</sub>	2.7	3.0	3.3	V	1
Input Logic 1	VIH	2.3		V <sub>CC</sub> +0.3	V	1
Input Logic 0	V <sub>IL</sub>	-0.3		0.6	V	1
Battery Voltage	V <sub>BAT</sub>	2.5		3.7	V	1
Auxiliary Battery Voltage; V <sub>CC</sub> =5.0V	V <sub>BAUX</sub>	2.5		5.2	V	1
Auxiliary Battery Voltage; V <sub>CC</sub> =3.0V	V <sub>BAUX</sub>	2.5		3.7	V	1

DC ELECTRICAL CHARACTER	(0°C to 70°C; V <sub>CC</sub> =5.0V $\pm$ 10%					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Average V <sub>CC</sub> Power Supply Current	I <sub>CC1</sub>		25	50	mA	2, 3
$\frac{CMOS}{(\overline{CS}=V_{CC}-0.2V)}$	I <sub>CC2</sub>		1	3	mA	2, 3
Input Leakage Current (any input)	Ι <sub>IL</sub>	-1		+1	μA	
Output Leakage Current	I <sub>OL</sub>	-1		+1	μΑ	6
Output Logic 1 Voltage (I <sub>OUT</sub> = -1.0 mA)	V <sub>OH</sub>	2.4			V	
Output Logic 0 Voltage (I <sub>OUT</sub> = +2.1 mA)	V <sub>OL</sub>			0.4	V	
Power Fail Trip Point	V <sub>PF</sub>	4.25	4.37	4.5	V	4
Battery Switch Voltage	V <sub>SW</sub>		V <sub>BAT</sub> , V <sub>BAUX</sub>		V	9

## DC ELECTRICAL CHARACTERISTICS (cont'd)

DC ELECTRICAL CHARACT	(0°C to 7	$0^{\circ}$ C to $70^{\circ}$ C; V <sub>CC</sub> =5.0V ± 10%)				
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Battery Leakage OSC ON	I <sub>BAT1</sub>		0.50	0.7	μA	12
Battery Leakage OSC OFF	I <sub>BAT2</sub>		0.050	0.4	μA	12
I/O Leakage	I <sub>LO</sub>	-1		+1	μΑ	5
PWR Output @ 0.4V	I <sub>OLPWR</sub>			10.0	mA	1
IRQ Output @ 0.4V	I <sub>OLIRQ</sub>			2.1	mA	1

2, 3

2, 3

6

4

12

12

5

1

1

4

0.8

mΑ

mΑ

#### DC ELECTRICAL CHARACTERISTICS (0°C to 70°C; V\_{CC}=3.0V $\pm$ 10%) PARAMETER SYMBOL MIN TYP MAX UNITS NOTES Average V<sub>CC</sub> Power Supply Current 15 30 mΑ $I_{CC1}$ $\frac{CMOS}{(CS=V_{CC}-0.2)}$ 2 0.5 mΑ I<sub>CC2</sub> μΑ Input Leakage Current (any input) $\mathsf{I}_{\mathsf{IL}}$ -1 +1 $I_{OL}$ μΑ **Output Leakage Current** -1 +1 V Output Logic 1 Voltage @ 2.4 VOH -0.4 mA Output Logic 0 Voltage @ V VOL 0.4 +0.8 mA Power Fail Trip Point $\mathsf{V}_{\mathsf{PF}}$ 2.5 2.6 2.7 V Battery Leakage OSC ON 0.7 0.50 μΑ I<sub>BAT1</sub> Battery Leakage OSC OFF 0.050 0.4 μΑ $I_{BAT2}$ I/O Leakage $I_{LO}$ -1 +1 μΑ

IOLPWR

IOLIRQ

030598 20/32


PWR Output @ 0.4V

IRQ Output @ 0.4V

RTC AC TIMING CHARACTER	(0°C to 70°C; V <sub>CC</sub> = 3.0V $\pm$ 10%)					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Cycle Time	t <sub>CYC</sub>	360		DC	ns	
Pulse Width, RD/WR Low	PW <sub>RWL</sub>	200			ns	
Pulse Width, RD/WR High	PW <sub>RWH</sub>	150			ns	
Input Rise and Fall Time	t <sub>R</sub> , t <sub>F</sub>			30	ns	
$\frac{\text{Chip Select Setup Time Before}}{\text{WR, or RD}}$	t <sub>CS</sub>	20			ns	
Chip Select Hold Time	t <sub>CH</sub>	0			ns	
Read Data Hold Time	t <sub>DHR</sub>	10		90	ns	
Write Data Hold Time	t <sub>DHW</sub>	0			ns	
Muxed Address Valid Time to ALE Fall	t <sub>ASL</sub>	40			ns	
Muxed Address Hold Time from ALE fall	t <sub>AHL</sub>	10			ns	
$\overline{\text{RD}} \text{ or } \overline{\text{WR}}$ High Setup to ALE Rise	t <sub>ASD</sub>	30			ns	
Pulse Width ALE High	PW <sub>ASH</sub>	40			ns	
ALE Low Setup to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Fall	t <sub>ASED</sub>	30			ns	
Output Data Delay Time from RD	t <sub>DDR</sub>	20		200	ns	7
Data Setup Time	t <sub>DSW</sub>	60			ns	
IRQ Release from RD	t <sub>IRD</sub>			2	μs	

AC TEST CONDITIONS Output Load: 50 pF Input Pulse Levels: 0–3.0V Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5 ns

030598 21/32




# DS17485/DS17487 BUS TIMING FOR READ CYCLE TO RTC

030598 22/32


RTC AC TIMING CHARACTER	(0°C to 70°C; V <sub>CC</sub> = 5.0V $\pm$ 10%)					
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Cycle Time	t <sub>CYC</sub>	240		DC	ns	
Pulse Width, RD/WR Low	PW <sub>RWL</sub>	120			ns	
Pulse Width, RD/WR High	PW <sub>RWH</sub>	80			ns	
Input Rise and Fall Time	t <sub>R</sub> , t <sub>F</sub>			30	ns	
Chip Select Setup Time Before WR, or RD	t <sub>CS</sub>	20			ns	
Chip Select Hold Time	t <sub>CH</sub>	0			ns	
Read Data Hold Time	t <sub>DHR</sub>	10		50	ns	
Write Data Hold Time	t <sub>DHW</sub>	0			ns	
Muxed Address Valid Time to ALE Fall	t <sub>ASL</sub>	20			ns	
Muxed Address Hold Time from ALE fall	t <sub>AHL</sub>	10			ns	
RD or WR High Setup to ALE Rise	t <sub>ASD</sub>	25			ns	
Pulse Width ALE High	PW <sub>ASH</sub>	40			ns	
ALE Low Setup to RD or WR Fall	t <sub>ASED</sub>	30			ns	
Output Data Delay Time from RD	t <sub>DDR</sub>	20		120	ns	7
Data Setup Time	t <sub>DSW</sub>	30			ns	
IRQ Release from RD	t <sub>IRD</sub>			2	μs	

## DS17485/DS17487 BUS TIMING FOR WRITE CYCLE TO RTC AND RTC REGISTERS




030598 23/32

# **POWER-UP CONDITION 3 VOLT DEVICE**




## **POWER-DOWN CONDITION 3 VOLT DEVICE**




030598 24/32

## **POWER-UP CONDITION 5.0 VOLT DEVICE**



## **POWER-DOWN CONDITION 5.0 VOLT DEVICE**



030598 25/32

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
CS High to Power Fail	t <sub>PF</sub>			0	ns	
Recovery at Power–Up	t <sub>REC</sub>		150		ms	
V <sub>CC</sub> Slew Rate Power–Down	$t_{\rm F}$ $4.0 \le V_{\rm CC} \le 4.5 \rm V$	300			μs	
V <sub>CC</sub> Slew Rate Power–Down	t <sub>FB</sub> 3.0 ≤V <sub>CC</sub> ≤ 4.0V	10			μs	
V <sub>CC</sub> Slew Rate Power–Up	t <sub>R</sub> 4.5V <u>≥</u> V <sub>CC</sub> ≥4.0V	0			μs	
Expected Data Retention	t <sub>DR</sub>	10			years	10, 11

# POWER-UP POWER-DOWN TIMING 3 VOLT DEVICE

(t<sub>A</sub> = 25°C)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
CS High to Power Fail	t <sub>PF</sub>			0	ns	
Recovery at Power–Up	t <sub>REC</sub>		150		ms	
V <sub>CC</sub> Slew Rate Power–Down	t <sub>F</sub> 2.5 ≤V <sub>CC</sub> ≤ 3.0V	300			μs	
V <sub>CC</sub> Slew Rate Power–Up	t <sub>R</sub> 3.0V <u>≥</u> V <sub>CC</sub> ≥2.5V	0			μs	
Expected Data Retention	t <sub>DR</sub>	10			years	10, 11

# WARNING:

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in battery back-up mode.

## CAPACITANCE


<b>CAPACITANCE</b> $(t_A = 25^{\circ}C)$						
PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Capacitance	C <sub>IN</sub>			12	pF	
Output Capacitance	C <sub>OUT</sub>			12	pF	

# WAKE UP/KICKSTART TIMING

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES	
Kickstart Input Pulse Width	t <sub>KSPW</sub>	2			μs		
Wake up/Kickstart Power On Timeout	t <sub>РОТО</sub>	2			seconds	8	

 $(t_{\Lambda} = 25^{\circ}C)$ 

## WAKE UP/KICKSTART TIMING




## NOTE:

Time intervals shown above are referenced in Wake up/Kickstart section.

\* This condition can occur with the 3 volt device.

## BURST MODE TIMING WAVEFORM





### NOTES:

- 1. All voltages are referenced to ground.
- 2. Typical values are at 25°C and nominal supplies.
- 3. Outputs are open.
- 4. Write protection trip point occurs during power fail prior to switchover from  $V_{CC}$  to  $V_{BAT}$ .
- 5. Applies to the AD0-AD7 pins, and the SQW pin when each is in a high impedance state.
- 6. The  $\overline{\text{IRQ}}$  and  $\overline{\text{PWR}}$  pins are open drain.
- 7. Measured with a load of 50 pF + 1 TTL gate.
- 8. Wakeup kickstart timeout generated only when the oscillator is enabled and the countdown chain is not reset.
- 9.  $V_{SW}$  is determined by the larger of  $V_{BAT}$  and  $V_{BAUX}.$
- 10. The DS17487 will keep time to an accuracy of  $\pm 1$  minute per month during data retention time for the period of  $t_{DR}$ .
- 11. t<sub>DR</sub> is the amount of time that the internal battery can power the internal oscillator and internal registers of the DS17487.
- 12.  $I_{BAT1}$  and  $I_{BAT2}$  are measured at  $V_{BAT}$  = 3.5V.
- 13. Real–Time Clock Modules can be successfully processed through conventional wave–soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used.



## DS17485 24-PIN DIP






PKG	24-	PIN
DIM	MIN	MAX
A IN.	1.245	1.270
MM	31.62	32.25
B IN.	0.530	0.550
MM	13.46	13.97
C IN.	0.140	0.160
MM	3.56	4.06
D IN.	0.600	0.625
MM	15.24	15.88
E IN.	0.015	0.050
MM	0.380	1.27
F IN.	0.120	0.145
MM	3.05	3.68
G IN.	0.090	0.110
MM	2.29	2.79
H IN	0.625	0.675
MM	15.88	17.15
J IN	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.022
MM	0.38	0.56

030598 29/32


# DS17485 24-PIN SOIC



The chamfer on the body is optional. If it is not present, a terminal 1 identifier must be positioned so that 1/2 or more of its area is contained in the hatched zone.

PKG	24–PIN		
DIM	MIN	MAX	
A IN.	0.094	0.105	
MM	2.38	2.68	
A1 IN.	0.004	0.012	
MM	0.102	0.30	
A2 IN.	0.089	0.095	
MM	2.26	2.41	
b IN.	0.013	0.020	
MM	0.33	0.51	
C IN	0.009	0.013	
MM	0.229	0.33	
D IN.	0.598	0.612	
MM	15.19	15.54	
e IN.	0.050 BSC		
MM	1.27 BSC		
E1 IN.	0.290	0.300	
MM	7.37	7.62	
H IN	0.398	0.416	
MM	10.11	10.57	
L IN	0.016	0.040	
MM	0.40	1.02	
Θ	0°	8°	

030598 30/32



DETAIL A


L


PKG	28–PIN	
DIM	MIN	МАХ
Α	1	1.20
A1	0.05	-
A2	0.91	1.02
b	0.18	0.27
С	0.15	0.20
D	13.20	13.60
D1	11.70	11.90
E	7.90	8.10
е	0.55 BSC	
L	0.30	0.70
L1	0.80 BSC	

56-G5003-000

030598 31/32

# DS17487 REAL TIME CLOCK PLUS RAM





PKG	24–PIN	
DIM	MIN	MAX
A IN.	1.320	1.335
MM	33.53	33.91
B IN.	0.720	0.740
MM	18.29	18.80
C IN.	0.345	0.370
MM	8.76	9.40
D IN.	0.100	0.130
MM	2.54	3.30
E IN.	0.015	0.030
MM	0.38	0.76
F IN.	0.110	0.140
MM	2.79	3.56
G IN.	0.090	0.110
MM	2.29	2.79
H IN.	0.590	0.630
MM	14.99	16.00
J IN.	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.021
MM	0.38	0.53

PINS 2, 3, 16, AND 20 ARE MISSING BY DESIGN.

NOTE:

030598 32/32