## FEATURES

- Nonvolatileversion of the popular DS1267
- Low power consumption, quiet, pumpless design
- Operates from single 5 V or $\pm 5 \mathrm{~V}$ supplies
- Two digitally controlled, 256-position potentiometers
- Wiper position is maintained in the absence of power
- Serial port provides means for setting and reading both potentiometers
- Resistors can be connected in series to provide increased total resistance
- 16-pin SOIC and 20-pin TSSOP for surface mount applications
- Standard resistance values:
- DS1867-10~10K $\Omega$
- DS1867-50~50K $\Omega$
- DS1867-100~100K $\Omega$
- Temperature:
- Commercial: $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
- Industrial: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## DESCRIPTION

The DS1867 is the nonvolatile version of the popular DS1267 Dual Digital Potentiometer. The DS1867 consists of two digitally controlled potentiometers having 256-position wiper settings. Wiper position is maintained in the absence of power through the use of EEPROM memory cell arrays. Communication andcontrol of the device is accomplished over a 3-wire serial port which allows reads and writes of the wiper position. Both potentiometers can be stacked for increased total resistance with the same resolution. For multiple device-singleprocessor environments, the DS1867 can be cascaded for control over a single 3-wire bus. The DS1867 is offered in three standard resistance values and commercial and industrial temperature versions.

## PIN ASSIGNMENT



## PIN DESCRIPTION

| LO, L1 | - Low End of Resistor |
| :--- | :--- |
| H0, H1 | - High End of Resistor |
| W1, W2 | - Wiper End of Resistor |
| V $_{\text {B }}$ | - Substrate Bias |
| SOUT $^{\text {RST }}$ | - Wiper for Stacked Configuration |
| DQ | - Serial Port Reset Input |
| CLK | - Serial Port Data Input |
| C $_{\text {OUT }}$ | - Cascade Serial Port Output |
| VCC $^{\text {GND }}$ | -+5 Volt Supply Input |
| GND | - Ground |
| NC | - No Internal Connection |
| DNC | - Do Not Connect |

## OPERATION

The DS1867 contains two 256-position potentiometers whose wiper positions are set by an 8-bit value. These two 8-bit values are written to a 17-bit I/O shift register which is used to store wiper position and the stack select bit when the device is powered. An additional memory area, the shadow memory, stores the 17-bit I/O shift register during a power-down sequence which provides for wiper nonvolatility. A block diagram of the DS1867 is presented in Figure 1.

Communication and control of the DS1867 is accomplished through a 3-wire serial port interface that drives an internal control logic unit. The 3-wire serial interface consists of the three input signals: $\overline{\mathrm{RST}}, \mathrm{CLK}$, and DQ.

The RST control signal is used to enable 3-wire serial port operation of the device. The $\overline{\text { RST signal is an active }}$ high input and is required to begin any communication to the DS1867. The CLK signal input is used to provide timing synchronization for data input and output. The DQ signal line is used to transmit potentiometer wiper settings and the stack select bit configuration to the 17-bit I/O shift register of the DS1867.

Figure 2(a) presents the 3-wire serial port protocol. As shown, the 3-wire port is inactive when the $\overline{\mathrm{RST}}$ signal input is low. Communication with the DS1867 requires the transition of the $\overline{\mathrm{RST}}$ input from a low state to a high state. Once the 3-wire port has been activated, data is latched into the part on the low to high transition of the CLKsignal input. Three-wire serial timing requirements are provided in the timing diagrams of Figure 2(b) and (c).

Data written to the DS1867 over the 3-wire serial interface is stored in the 17-bit I/O shift register (see Figure 3 ). The 17-bit I/O shift register contains both 8-bit potentiometerwiper position values and the stack select bit. The composition of the I/O shift register is presented in Figure 3. Bit 0 of the I/O shift register contains the stack select bit. This bit will be discussed in the section entitledStacked Configuration. Bits 1 through 8 of the I/O shift register contain the potentiometer-1 wiper position value. Bit 1 will contain the MSB of the wiper setting for potentiometer-1 and bit 8 the LSB for the wiper setting. Bits 9 through 16 of the I/O shift register contain the value of the potentiometer-0 wiper position with the MSB for the wiper position occupying bit 9 and the LSB bit-16.

DS1867 BLOCK DIAGRAM Figure 1


[^0]TIMING DIAGRAMS Figure 2
(a) 3-Wire Serial Interface General Overview

(b) Start of Communication Transaction

(c) End of Communication Transaction


## I/O SHIFT REGISTER Figure 3

| LSB |  | MSB | LSB |  | EECT BIT |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| b16 | POTENTIOMETER-0 | b9 | b8 | POTENTIOMETER-1 | b1 | b0 |

17-BIT I/O SHIFT REGISTER

Transmission of data always begins with the stack select bit followed by the potentiometer-1 wiper position value and lastly the potentiometer-0 wiper position value (see Figure2(a)).

When wiper position data is to be written to the DS1867, 17-bits (or some integer multiple) of data should always be transmitted. Transactions which do not send a complete 17-bits (or multiple) will leave the register incomplete and possibly an error in desired wiper position. After a communication transaction has been completed the $\overline{R S T}$ signal input should be taken to a low state to prevent any inadvertent changes to the device shift register. Once $\overline{\mathrm{RST}}$ has reached a low state, the contents of the I/O shift register are loaded into the respective multiplexers for setting wiper position. A new wiper position will only engage pending a RST transition to the low state. The wiper position for the high-end terminals H 0 and H 1 will have data values FF (hex), while the low-end terminals will have data values 00 (hex).

## STACKED CONFIGURATION

The potentiometers of the DS1867 can be connected in series as shown in Figure 4. This is referred to as the stacked configuration and allows the user to double the totalend-to-end resistance of the part. The resolution of the combined potentiometers will remain the same as a single potentiometer but with a total of 512 wiper positionsavailable. Device resolution is defined as $\mathrm{R}_{\text {TOT }} / 256$ (per potentiometer); where $\mathrm{R}_{\text {TOT }}$ is equal to the device resistance value. The wiper output for the combined stackedpotentiometer will betaken at the Soutpin, which is the multiplexed output of the wiper of potentiometer-0 (W0) or potentiometer-1 (W1). The potentiometer wiper selected at the Sout output is governed by the setting of the stack selectbit (bit-0) of the 17-bit I/O shift register. If the stack select bit has value 0 , the multiplexed output Sout, will be that of the potentiometer-0 wiper. If the stack select bit has value 1, the multiplexed output, Sout will be that of the potentiometer-1 wiper.

## STACKED CONFIGURATION Figure 4



## CASCADE OPERATION

A feature of the DS1867 is the ability to control multiple devices from a single processor. Multiple DS1867s can be linked or daisy chained as shown in Figure 5. As a databit is entered into the I/O shift register of the DS1867 it will appear at the Cout output after a maximum delay of 70 nanoseconds.

The Cout output of the DS1867 can be used to drive the DQ input of another DS1867. When connecting multiple devices, the total number of bits sent is always 17 times the number of DS1867s in the daisy chain.

Anoptional feedback resistor can be placed between the Cout terminal of the last device and the DQ input of the first DS1867, thus allowing the controlling processor to read, as well as, write data or circularly clock data
through the daisy chain. The value of the feedback or isolation resistor should be in the range from 2 K to 10 K ohms.

When reading data via the Cout pin and isolation resistor, the DQ line is left floating by the reading device. When $\overline{\mathrm{RST}}$ is driven high, bit 17 is present on the Cout pin, which is fed back to the inputDQpinthroughthe isolation resistor. When the CLK input transitions low to high, bit 17 is loaded into the first position of the I/O shift register and bit 16 becomes present on Cout and DQ of the next device. After 17 bits ( or 17 times the number of DS1867s in the daisy chain), the data has shifted completely around and back to its original position. When $\overline{\text { RST tran- }}$ sitions to the low state to end data transfer, the value (the same as before the read occurred) is loaded into the wiper-0, wiper-1, and stack select bit I/O register.

## CASCADING MULTIPLE DEVICES Figure 5



## NONVOLATILE WIPER SETTINGS

The DS1867 maintains the position of the wiper in the absence of power. This feature is provided through the use of EEPROM type memory cell arrays. During normal operation, the position of the wiper is determined by the device multiplexers and stored in the shadow memory (EEPROM). The manner in which an update occurs has been optimized for reliability, durability, and performance. Additionally, the update operation is totally transparent to the user.

Whenpower is applied to the DS1867, wiper settings will be the last recorded in the EEPROM memory cells or shadow memory before the last power-down. Changes to the EEPROM memory cells occur during a predefined power-down sequence. If the DS1867 detects a voltage
transistion to 4.5 volts or less, on the power supply input, the part initiates an automatic wiper storage sequence. This storage sequence will save in EEPROM memory the contents of the I/O shift register before a total power-shutdown;providedspecificpower-downtimingrequirements are met. The minimum total power down time is specified at 4 milliseconds. Power-downtiming requirements on $V_{C C}$ are shown in Figure 6.

The EEPROM memory cells are specified to accept greater than 50,000 writes before a wear-out condition. Ifthe EEPROMmemory cells do reach a wear-out condition, the DS1867 will still function properly while power is applied. A minimum time of 4 ms between 4.5 V and 3 V is required to perform the proper position storage of the wiper.

## POWER-DOWN EEPROM TIMING REQUIREMENTS Figure 6



TYPICAL APPLICATION CONFIGURATIONS
Figures 7 and 8 show two typical application configurationsfor the DS1867. By connecting the wiper terminal of the part to a high impedance load, the effects of the wiper resistance is minimized, since the wiper resistance can vary from 400 to 1000 ohms depending on wiper voltage. Figure 7 presents the device connected in an inverting variblegainamplifier. The gain of the circuit on Figure 7 is given by the following equation:

$$
A v=-n /(255-n) ; \text { where } n=0 \text { to } 255
$$

Figure8shows the deviceoperaing in a fixed gain attenuator where the potentiometer is used to attenuate an incoming signal. Note the resistance R1 is chosen to be much greater than the wiper resistance to minimize its effect on circuit gain.

INVERTING VARIABLE GAIN AMPLIFIER Figure 7


## FIXED GAIN ATTENUATOR Figure 8



## ABSOLUTE AND RELATIVE LINEARITY

Absolute linearity is defined as the difference between the actual measured output voltage and the expected outputvoltage. Figure 9 presents the test circuit used to measure absolutelinearity. Absolute linearity is given in terms of a minimum increment or expected output when the wiper position is moved one position. In the case of the test circuit, a minimum increment ( MI ) would equal $10 / 512$ volts. The equation for absolute linearity is given in equation (1).

Eq: (1) Absolute Linearity

$$
\mathrm{AL}=\{\mathrm{Vo}(\text { actual })-\mathrm{Vo}(\text { expected })\} / \mathrm{MI}
$$

Relative Linearity is a measure of error between two adjacentwiper position points and is given in terms of MI by equation (2).

Eq: (2) Relative Linearity

$$
R L=\{V o(n+1)-V o(n)\} / M I
$$

Figure 10 is a plot of absolute linearity and relative linearity versus wiper position for the DS1867 at $25^{\circ} \mathrm{C}$. The specificationfor absolute linearity of the DS1867 is $\pm 0.75$ MI typical. The specification for relative linearity of the DS1867 is $\pm 0.30 \mathrm{MI}$ typical.

## LINEARITY MEASUREMENT CONFIGURATION Figure 9



## ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground ( $\mathrm{V}_{\mathrm{B}}=\mathrm{GND}$ ) Voltage on Resistor Pins when $\mathrm{V}_{\mathrm{B}}=-5.5 \mathrm{~V}$
Operating Temperature
Storage Temperature
Soldering Temperature
-1.0 V to +5.5 V
-5.5 V to +5.5 V
$0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ commercial; $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ industrial $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$260^{\circ} \mathrm{C}$ for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS
$\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | 4.5 |  | 5.5 | V |  |
| Input Logic 1 | $\mathrm{~V}_{\mathrm{IH}}$ | 2.0 |  | $\mathrm{~V}_{\mathrm{CC}}+0.5$ | V | 1 |
| Input Logic 0 | $\mathrm{~V}_{\mathrm{IL}}$ | -0.5 |  | +0.8 | V | 1 |
| Substrate Bias | $\mathrm{V}_{\mathrm{B}}$ | -5.5 |  | GND | V |  |
| Resistor Inputs | $\mathrm{L}, \mathrm{H}, \mathrm{W}$ | $\mathrm{V}_{\mathrm{B}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V | 2 |

DC ELECTRICAL CHARACTERISTICS $\quad\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $\mathrm{I}_{\mathrm{CC}}$ |  | 250 | 900 | $\mu \mathrm{~A}$ |  |
| InputLeakage | $\mathrm{I}_{\mathrm{LI}}$ | -1 |  | +1 | $\mu \mathrm{~A}$ |  |
| Wiper Resistance | $\mathrm{R}_{\mathrm{W}}$ |  | 400 | 1000 | $\Omega$ |  |
| Wiper Current | $\mathrm{I}_{\mathrm{W}}$ |  |  | 1 | mA |  |
| Logic 1 Output @ 2.4 Volts | $\mathrm{I}_{\mathrm{OH}}$ | -1.0 |  |  | mA | 8 |
| Logic 0 Output @ 0.4 Volts | $\mathrm{I}_{\mathrm{OL}}$ |  |  | 4 | mA | 8 |
| Standby Current | $\mathrm{I}_{\text {STBY }}$ |  | 250 |  | $\mu \mathrm{~A}$ |  |
| Power-Down Time | tPU <br> $\mathrm{t}_{\text {PU1 }}$ | 4 <br> 2.5 |  |  | ms <br> ms | 9 <br> 10 |
| Power Trip Point |  | 3.9 | 4.2 | 4.5 | V |  |
| Recovery Time | $\mathrm{t}_{\text {REC }}$ | 2 | 5 | 10 | ms | 11,14 |

ANALOG RESISTOR CHARACTERISTICS

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| End-to-EndResistor Tolerance |  | -20 |  | +20 | $\%$ |  |
| AbsoluteLinearity |  |  | $\pm 0.75$ |  | LSB | 4 |
| RelativeLinearity |  |  | $\pm 0.30$ |  | LSB | 5 |
| -3 dB Cutoff Frequency | $\mathrm{f}_{\text {CUTOFF }}$ |  |  |  | Hz | 7 |
| Noise Figure |  |  | 120 |  | $\mathrm{~dB} /(\mathrm{Hz}) 1 / 2$ |  |
| TemperatureCoefficient |  |  | +800 |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |  |

CAPACITANCE

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES $\left.5^{\circ} \mathrm{C}\right)$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| InputCapacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 5 | pF | 3 |
| OutputCapacitance | $\mathrm{C}_{\text {OUT }}$ |  |  | 7 | pF | 3 |

AC ELECTRICAL CHARACTERISTICS $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \%\right)$

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| CLK Frequency | $\mathrm{f}_{\text {CLK }}$ | DC |  | 10 | MHz | 15 |
| Width of CLK Pulse | $\mathrm{t}_{\text {CH }}$ | 50 |  |  | ns | 15 |
| Data Setup Time | $\mathrm{t}_{\text {DC }}$ | 30 |  |  | ns | 15 |
| Data Hold Time | $\mathrm{t}_{\mathrm{CDH}}$ | 10 |  |  | ns | 15 |
| Propagation Delay Time <br> Low to High Level <br> Clock to Output | $\mathrm{t}_{\text {PLH }}$ |  |  | 70 | ns | 13,15 |
| Propagation Delay Time <br> High to Low Level <br> Clock to Output | $\mathrm{t}_{\text {PHL }}$ |  |  | 70 | ns | 13,15 |
| RST High to Clock Input High | $\mathrm{t}_{\mathrm{CC}}$ | 50 |  |  | ns | 15 |
| RST Low from Clock Input High | $\mathrm{t}_{\text {HLT }}$ | 50 |  |  | ns | 15 |
| CLK Rise Time | $\mathrm{t}_{\mathrm{CR}}$ |  |  | 50 | ns | 15 |
| RST Inactive Time | $\mathrm{t}_{\text {RLT }}$ | 200 |  |  | ns | 15 |

## NOTES:

1. All voltages are referenced to ground.
2. Resistor inputs cannot exceed the substrate bias voltage, $\mathrm{V}_{\mathrm{B}}$, in the negative direction.
3. Capacitance values apply at $25^{\circ} \mathrm{C}$.
4. Absolute linearity is used to determine wiper voltage versus expected voltage as determined by wiper position. Test limits for absolute linearity are $\pm 1.6 \mathrm{LSB}$.
5. Relative linearity is used to determine the change in voltage between successive tap positions. Test limits for relative linearity are $\pm 0.5 \mathrm{LSB}$.
6. Typical values are for $t_{A}=25^{\circ} \mathrm{C}$ and nominal supply voltage.
7. -3 dB cuttof frequency characteristics for the DS1867 depend on potentiometer total resistance: DS1867-010; 1 MHz, DS1867-050; 200 KHz, DS1867-100; 100 KHz.
8. $\mathrm{C}_{\text {OUt }}$ is active regardless of the state of $\overline{\mathrm{RST}}$.
9. Power-down time is specified at a minimum of 4 ms . It is the time required for the DS1867 to guarantee wiper position storage as $\mathrm{V}_{\mathrm{CC}}$ moves from 4.5 V to 3.0 V .
10. This is the time from power trip point $\min (3.9 \mathrm{~V})$ to 3.0 V to guarantee wiper storage.
11. $t_{\text {REC }}$ is the time required before the DS1867 stored wiper position becomes valid on power-up.
12. Power trip points reference required voltage necessary for DS1867 to restore the stored wiper position setting.
13. See Figure 11.
14. During power up the wiper position will be set at 80 H .
15. See Figure 2.

## ABSOLUTE AND RELATIVE LINEARITY Figure 10



DIGITAL OUTPUT LOAD SCHEMATIC Figure 11


TYPICAL SUPPLY CURRENT VS. SERIAL CLOCK RATE Figure 12



[^0]:    022698 2/11

