SPECIAL FEATURES

- 4096 bits Electrically Erasable Programmable Read Only Memory (EEPROM)
- Overdrive mode boosts communication speed to 142k bits per second
- 256–bit scratchpad ensures integrity of data transfer
- Memory partitioned into 256–bit pages for packetizing data
- Reduces control, address, data and power to a single data pin
- 8–bit family code specifies DS1973 communication requirements to reader
- Reads and writes over a wide voltage range of 2.8V to 6.0V from –40°C to +85°C

COMMON iButton FEATURES

- Unique, factory-lasered and tested 64-bit registration number (8-bit family code + 48-bit serial number + 8-bit CRC tester) assures absolute identity because no two parts are alike
- Multidrop controller for MicroLAN
- Digital identification and information by momentary contact
- Chip-based data carrier compactly stores information
- Data can be accessed while affixed to object
- Economically communicates to bus master with a single digital signal at 16.3k bits per second
- Standard 16 mm diameter and 1–Wire™ protocol ensure compatibility with iButton family
- Button shape is self–aligning with cup–shaped probes
- Durable stainless steel case engraved with registration number withstands harsh environments
- Easily affixed with self–stick adhesive backing, latched by its flange, or locked with a ring pressed onto its rim
- Presence detector acknowledges when reader first applies voltage
- Meets UL#913 (4th Edit.); Intrinsically Safe Apparatus, Approved under Entity Concept for use in Class I, Division 1, Group A, B, C and D Locations (application pending)

ORDERING INFORMATION

DS1973-F3 F3 MicroCan
DS1973-F5 F5 MicroCan

F3 MICROCAN

F5 MICROCAN

All dimensions shown in millimeters.
EXAMPLES OF ACCESSORIES

<table>
<thead>
<tr>
<th>Example</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DS9096P</td>
<td>Self–Stick Adhesive Pad</td>
</tr>
<tr>
<td>DS9101</td>
<td>Multi–Purpose Clip</td>
</tr>
<tr>
<td>DS9093RA</td>
<td>Mounting Lock Ring</td>
</tr>
<tr>
<td>DS9093A</td>
<td>Snap–In Fob</td>
</tr>
<tr>
<td>DS9092</td>
<td>iButton Probe</td>
</tr>
</tbody>
</table>


**iButton DESCRIPTION**

The DS1973 4K–bit EEPROM iButton is a rugged read/write data carrier that identifies and stores relevant information about the product or person to which it is attached. This information can be accessed with minimal hardware, for example a single port pin of a micro-controller. The DS1973 consists of a factory–lasered registration number that includes a unique 48–bit serial number, an 8–bit CRC, and an 8–bit Family Code (23H) plus 4096 bits of EEPROM. The power to program and read the DS1973 is derived entirely from the 1–Wire communication line. The memory is organized as sixteen pages of 256 bits each. The 64–bit registration number provides a guaranteed unique identity which allows for absolute traceability. Data is transferred serially via the 1–Wire protocol which requires only a single data lead and a ground return. The durable MicroCan package is highly resistant to harsh environments such as dirt, moisture, and shock. Its compact button–shaped profile is self–aligning with cup–shaped receptacles, allowing the DS1973 to be used easily by human operators or automatic equipment. Accessories permit the DS1973 to be mounted on printed circuit boards, plastic key fobs, photo–ID badges, ID bracelets, and many other objects. Applications include work–in–progress tracking, electronic travelers, access control and storage of calibration constants.

**OVERVIEW**

The block diagram in Figure 1 shows the relationships between the major control and memory sections of the DS1973. The DS1973 has three main data components: 1) 64–bit lasered ROM, 2) 256–bit scratchpad, and 3) 4096–bit EEPROM. The bus master must first provide one of the ROM function commands before the memory functions become accessible. All data is read and written least significant bit first.

The DS1973 contains the same memory chip as the DS2433. For a full description of the logical behavior, please refer to the DS2433 data sheet.

**DS1973 BLOCK DIAGRAM** Figure 1