


DS2251T 128K Soft Microcontroller Module

FEATURES

- 8051 compatible microcontroller adapts to its task
 - 32K, 64K, or 128K bytes of nonvolatile SRAM for program and/or data storage
 - In-system programming via on-chip serial port
 - Capable of modifying its own program or data memory in the end system
 - Provides separate Byte–wide bus for peripherals
 - Performs CRC-16 check of NV RAM memory
- High-reliability Operation
 - Maintains all nonvolatile resources for over 10 years in the absence of power
 - Power-fail reset
 - Early Warning Power-fail Interrupt
 - Watchdog Timer
 - Lithium backed memory remembers system state
 - Precision reference for power monitor
- Fully 8051 Compatible
 - 128 bytes scratchpad RAM
 - Two timer/counters
 - On-chip serial port
 - 32 parallel I/O port pins
- Permanently powered real time clock

PACKAGE OUTLINE



72-PIN SIMM

DESCRIPTION

The DS2251T is an 8051 compatible microcontroller module based on nonvolatile RAM technology. It is designed for systems that need large quantities of nonvolatile memory. Like other members of the Secure Microcontroller family, it provides full compatibility with the 8051 instruction set, timers, serial port, and parallel I/O ports. By using NV RAM instead of ROM, the user can program, then reprogram the microcontroller while in–system. The application software can even change its own operation. This allows frequent software upgrades, adaptive programs, customized systems, etc. In addition, by using NV RAM, the DS2251T is ideal

for data logging applications. The powerful real time clock includes interrupts for time stamp and date. It keeps time to one hundredth of second using its onboard 32 KHz crystal.

The DS2251T provides the benefits of NV RAM without using I/O resources. Between 32K bytes and 128K bytes of on-board NV RAM are available. A non-multiplexed Byte-wide address and data bus is used for memory access. This bus, which is available at the connector, can perform all memory access and also provides decoded chip enables for off-board memory

mapped peripherals. This leaves the 32 I/O port pins free for application use.

The DS2251T provides high–reliability operation in portable systems or systems with unreliable power. These features include the ability to save the operating state, Power–fail Reset, Power–fail Interrupt, and Watchdog Timer. All nonvolatile memory and resources are maintained for over 10 years at room temperature in the absence of power.


A user loads programs into the DS2251T via its on–chip Serial Bootstrap Loader. This function supervises the loading of software into NV RAM, validates it, then becomes transparent to the user. Software is stored in on–board CMOS SRAM. Using its internal Partitioning, the DS2251T can divide a common RAM into user selectable program and data segments. This Partition can be selected at program loading time, but can be modified anytime later. The microprocessor will decode memory access to the SRAM, access memory via its Byte–wide bus and write–protect the memory portion designated as program (ROM).

ORDERING INFORMATION

| PART NUMBER | RAM SIZE | MAX CRYSTAL SPEED | TIMEKEEPING? |
|----------------|------------|-------------------|--------------|
| DS2251T-32-16 | 32K bytes | 16 MHz | Yes |
| DS2251T-64-16 | 64K bytes | 16 MHz | Yes |
| DS2251T-128-16 | 128K bytes | 16 MHz | Yes |

Operating information is contained in the User's Guide section of the Secure Microcontroller Data Book. This data sheet provides ordering information, pinout, and electrical specifications.

DS2251T BLOCK DIAGRAM Figure 1



| PIN AS | SIGNMENT | | | | | | |
|--------|-----------|----|-------|----|----------|----|------|
| 1 | P1.0 | 19 | XTAL2 | 37 | P0.2 | 55 | INTB |
| 2 | P1.1 | 20 | GND | 38 | P0.1 | 56 | BD0 |
| 3 | P1.2 | 21 | P2.0 | 39 | P0.0 | 57 | BD1 |
| 4 | P1.3 | 22 | P2.1 | 40 | V_{CC} | 58 | BD2 |
| 5 | P1.4 | 23 | P2.2 | 41 | BA0 | 59 | BD3 |
| 6 | P1.5 | 24 | P2.3 | 42 | BA1 | 60 | BD4 |
| 7 | P1.6 | 25 | P2.4 | 43 | BA2 | 61 | BD5 |
| 8 | P1.7 | 26 | P2.5 | 44 | BA3 | 62 | BD6 |
| 9 | RST | 27 | P2.6 | 45 | BA4 | 63 | BD7 |
| 10 | P3.0 RXD | 28 | P2.7 | 46 | BA5 | 64 | R/W |
| 11 | P3.1 TXD | 29 | PSEN | 47 | BA6 | 65 | PF |
| 12 | P3.2 INT0 | 30 | ALE | 48 | BA7 | 66 | PE3 |
| 13 | P3.3 INT1 | 31 | PROG | 49 | BA8 | 67 | PE4 |
| 14 | P3.4 T0 | 32 | P0.7 | 50 | BA9 | 68 | INTP |
| 15 | P3.5 T1 | 33 | P0.6 | 51 | BA10 | 69 | INTA |
| 16 | P3.6 WR | 34 | P0.5 | 52 | BA11 | 70 | SQW |
| 17 | P3.7 RD | 35 | P0.4 | 53 | BA12 | 71 | VRST |
| 18 | XTAL1 | 36 | P0.3 | 54 | BA13 | 72 | BA15 |

PIN DESCRIPTION

| PIN | DESCRIPTION |
|-------|---|
| 39–32 | P0.0 – P0.7. General purpose I/O Port 0. This port is open–drain and can not drive a logic 1. It requires external pull–ups. Port 0 is also the multiplexed Expanded Address/Data bus. When used in this mode, it does not require pull–ups. |
| 1–8 | P1.0 – P1.7. General purpose I/O Port 1. |
| 21–28 | P2.0 – P2.7. General purpose I/O Port 2. Also serves as the MSB of the Expanded Address bus. |
| 10 | P3.0 RXD. General purpose I/O port pin 3.0. Also serves as the receive signal for the on board UART. This pin should NOT be connected directly to a PC COM port. |
| 11 | P3.1 TXD. General purpose I/O port pin 3.1. Also serves as the transmit signal for the on board UART. This pin should NOT be connected directly to a PC COM port. |
| 12 | P3.2 INTO. General purpose I/O port pin 3.2. Also serves as the active low External Interrupt 0. |
| 13 | P3.3 INT1. General purpose I/O port pin 3.3. Also serves as the active low External Interrupt 1. |
| 14 | P3.4 T0. General purpose I/O port pin 3.4. Also serves as the Timer 0 input. |
| 15 | P3.5 T1. General purpose I/O port pin 3.5. Also serves as the Timer 1 input. |
| 16 | P3.6 WR. General purpose I/O port pin. Also serves as the write strobe for Expanded bus operation. |
| 17 | P3.7 RD. General purpose I/O port pin. Also serves as the read strobe for Expanded bus operation. |

| PIN | DESCRIPTION |
|--------|---|
| 9 | RST – Active high reset input. A logic 1 applied to this pin will activate a reset state. This pin is pulled down internally, can be left unconnected if not used. An RC power–on reset circuit is not needed and is <u>NOT</u> recommended. |
| 29 | PSEN – Program Store Enable. This active low signal is used to enable an external program memory when using the Expanded bus. It is normally an output and should be unconnected if not used. |
| 30 | ALE – Address Latch Enable. Used to de–multiplex the multiplexed Expanded Address/Data bus on Port 0. This pin is normally connected to the clock input on a '373 type transparent latch. |
| 19, 18 | XTAL2, XTAL1. Used to connect an external crystal to the internal oscillator. XTAL1 is the input to an inverting amplifier and XTAL2 is the output. |
| 20 | GND – Logic ground. |
| 40 | V _{CC} - +5V. |
| 72 | BA15 – Monitor test point to reflect the logical value of A15. Not needed for memory access. |
| 54–41 | BA13 – 0. Byte–wide Address bus bits 13–0. This bus is combined with the non–multiplexed data bus (BD7–0) to access on–board NV SRAM and off–board peripherals. Peripheral decoding is performed using PE3 and PE4. These are on 16K boundaries, so BA14 or BA15 are not needed. Read/write access is controlled by R/W. BA13–0 connect directly to memory mapped peripherals. |
| 63–56 | BD7 – 0. Byte–wide Data bus bits 7–0. This 8–bit bi–directional bus is combined with the non–multiplexed address bus (BA14–0) to access on–board NV SRAM and off–board peripherals. |
| 64 | R/W – Read/Write. This signal provides the write enable to the SRAMs on the Byte–wide bus. It is controlled by the memory map and Partition. The blocks selected as Program (ROM) will be write protected. This signal is also used for the write enable to off–board peripherals. |
| 66 | PE3 – Peripheral Enable 3. Accesses data memory between addresses 8000h and BFFFh when the PES bit is set to a logic 1. PE3 is not lithium backed and can be connected to any type of peripheral function. |
| 67 | PE4 – Peripheral Enable 4. Accesses data memory between addresses C000h and FFFFh when the PES bit is set to a logic 1. PE4 is not lithium backed and can be connected to any type of peripheral function. |
| 31 | PROG – Invokes the Bootstrap loader on a falling edge. This signal should be debounced so that only one edge is detected. If connected to ground, the micro will enter Bootstrap loading on power—up. This signal is pulled up internally. |
| 71 | |
| 65 | $\overline{\text{PF}}$ – This output goes to a logic 0 to indicate that the micro has switched to lithium backup. It corresponds to $V_{CC} < V_{LI}$. Because the micro is lithium backed, this signal is guaranteed even when V_{CC} =0V. |
| 55 | INTB – INTB from the real time clock. This output may be connected to a micro interrupt input. |
| 68 | INTP – INTP from the real time clock. This open–drain output requires a pull–up and may beconnected to a micro interrupt input. |

| PIN | DESCRIPTION |
|-----|--|
| 69 | INTA – INTA from the real time clock. This output may be connected to a micro interrupt input. |
| 70 | SQW – SQW output from the DS1283 Real Time Clock. Can be programmed to output an 1024 Hz square wave. |

INSTRUCTION SET

The DS2251T executes an instruction set that is object code compatible with the industry standard 8051 microcontroller. As a result, software development packages such as assemblers and compilers that have been written for the 8051 are compatible with the DS2251T.


A complete description of the instruction set and operation are provided in the User's Guide section of the Secure Microcontroller Data Book.

MEMORY ORGANIZATION

Figure 2 illustrates the memory map accessed by the DS2251T. The entire 64K of program and 64K of data


are available to the Byte–wide bus. This preserves the I/O ports for application use. The user controls the portion of memory that is actually mapped to the Byte–wide bus by selecting the Program Range and Data Range. Any area not mapped into the NV RAM is reached via the Expanded bus on Ports 0 and 2. An alternate configuration allows dynamic Partitioning of a 64K space as shown in Figure 3. Selecting PES=1 provides access to the real time clock on the DS2251T and enables $\overline{\text{PE3}}$ and $\overline{\text{PE4}}$ for peripheral access as shown in Figure 4. These selections are made using Special Function Registers. The memory map and its controls are covered in detail in the User's Guide section of the Secure Microcontroller Data Book.

DS2251T MEMORY MAP IN NON-PARTITIONABLE MODE (PM=1) Figure 2



PROGRAM RANGE EITHER 32K OR 64K DATA RANGE EITHER 32K OR 64K


DS2251T MEMORY MAP IN PARTITIONABLE MODE (PM=0) Figure 3




NOTE: PARTITIONABLE MODE IS NOT SUPPORTED IN 128KB MODE.

| LEGEND: | |
|---------------------|--|
| = ON-CHIP REGISTERS | = ACCESSED VIA BYTEWIDE BUS |
| | = ACCESSED VIA EXPANDED BUS (PORTS 0 AND 2) |

DS2251T MEMORY MAP WITH (PES=1) Figure 4







NOT ACCESSIBLE

POWER MANAGEMENT

The DS2251T monitors V_{CC} to provide Power–fail Reset, early warning Power–fail Interrupt, and switch over to lithium backup. It uses an internal band–gap reference in determining the switch points. These are called V_{PFW} , V_{CCMIN} , and V_{LI} respectively. When V_{CC} drops below V_{PFW} , the DS2251T will perform an interrupt vector to location 2Bh if the power–fail warning was enabled. Full processor operation continues regardless. When power falls further to V_{CCMIN} , the DS2251T invokes a reset state. No further code execution will be

performed unless power rises back above V_{CCMIN} . All decoded chip enables and the R/\overline{W} signal go to an inactive (logic 1) state. The \overline{VRST} signal will be driven to a a logic 0. V_{CC} is still the power source at this time. When V_{CC} drops further to below V_{LI} , internal circuitry will switch to the built–in lithium cell for power. The majority of internal circuits will be disabled and the remaining nonvolatile states will be retained. \overline{PF} will be driven to a logic 0. The User's Guide has more information on this topic. The trip points V_{CCMIN} and V_{PFW} are listed in the electrical specifications.

ABSOLUTE MAXIMUM RATINGS* Voltage on Any Pin Relative to Ground -0.3V to +7.0V 0°C to 70°C -40°C to +70°C Operating Temperature Storage Temperature Soldering Temperature 260°C for 10 seconds

DC CHARACTERISTICS


| PARAMETER | SYMBOL | MIN | TYP | MAX | UNITS | NOTES |
|--|-------------------|------------|------|----------------------|-------|-------|
| Input Low Voltage | V _{IL} | -0.3 | | +0.8 | V | 1 |
| Input High Voltage | V _{IH1} | 2.0 | | V _{CC} +0.3 | V | 1 |
| Input High Voltage RST, XTAL1 PROG | V _{IH2} | 3.5 | | V _{CC} +0.3 | V | 1 |
| Output Low Voltage @ I _{OL} =1.6 mA (Ports 1, 2, 3, PF) | V _{OL1} | | 0.15 | 0.45 | V | 1, 7 |
| Output Low Voltage @ I _{OL} =3.2 mA (Ports 0, ALE, PSEN, BA13-0, BD7-0, R/W, PE3-4) | V _{OL2} | | 0.15 | 0.45 | V | 1 |
| Output High Voltage @ I _{OH} = -80 μA (Ports 1, 2, 3) | V _{OH1} | 2.4 | 4.8 | | V | 1 |
| Output High Voltage @ I _{OH} = -400 μA (Ports 0, ALE, PSEN, PF, BA13-0, BD7-0, R/W, PE3-4) | V _{OH2} | 2.4 | 4.8 | | V | 1 |
| Input Low Current V _{IN} = 0.45V (Ports 1, 2, 3) | I _{IL} | | | -50 | μΑ | |
| Transition Current; 1 to 0 V _{IN} = 2.0V (Ports 1, 2, 3) | I _{TL} | | | -500 | μΑ | |
| Input Leakage Current 0.45 < V _{IN} < V _{CC} (Port 0) | I _{IL} | | | <u>+</u> 10 | μΑ | |
| RST Pull-down Resistor | R _{RE} | 40 | | 150 | ΚΩ | |
| VRST Pull-up Resistor | R _{VR} | | 4.7 | | ΚΩ | |
| PROG Pull-up Resistor | R _{PR} | | 40 | | ΚΩ | |
| Power–Fail Warning Voltage | V_{PFW} | 4.25 | 4.37 | 4.50 | V | 1 |
| Minimum Operating Voltage | V_{CCmin} | 4.00 | 4.12 | 4.25 | V | 1 |
| Operating Current @ 16 MHz | I _{CC} | | | 45 | mA | 2 |
| Idle Mode Current @ 12 MHz | I _{IDLE} | | | 7.0 | mA | 3 |
| Stop Mode Current | I _{STOP} | | | 80 | μΑ | 4 |
| Pin Capacitance | C _{IN} | | | 10 | pF | 5 |
| Reset Trip Point in Stop Mode w/BAT=3.0V w/BAT=3.3V | | 4.0 4.4 | | 4.25 4.65 | V | 1 |


^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

AC CHARACTERISTICS EXPANDED BUS MODE TIMING SPECIFICATIONS


| # | PARAMETER | SYMBOL | MIN | MAX | UNITS |
|----|--|---------------------|---|--|----------|
| 1 | Oscillator Frequency | 1/t _{CLK} | 1.0 | 16 (–16) | MHz |
| 2 | ALE Pulse Width | t _{ALPW} | 2t _{CLK} -40 | | ns |
| 3 | Address Valid to ALE Low | t _{AVALL} | t _{CLK} -40 | | ns |
| 4 | Address Hold After ALE Low | t _{AVAAV} | t _{CLK} -35 | | ns |
| 5 | ALE Low to Valid Instr. In @12 MHz @16 MHz | t _{ALLVI} | | 4t _{CLK} -150 4t _{CLK} -90 | ns |
| 6 | ALE Low to PSEN Low | t _{ALLPSL} | t _{CLK} -25 | | ns |
| 7 | PSEN Pulse Width | t _{PSPW} | 3t _{CLK} -35 | | ns |
| 8 | PSEN Low to Valid Instr. In @12 MHz @16 MHz | t _{PSLVI} | | 3t _{CLK} -150 3t _{CLK} -90 | ns ns |
| 9 | Input Instr. Hold after PSEN Going High | t _{PSIV} | 0 | | ns |
| 10 | Input Instr. Float after PSEN Going High | t _{PSIX} | | t _{CLK} -20 | ns |
| 11 | Address Hold after PSEN Going High | t _{PSAV} | t _{CLK} -8 | | ns |
| 12 | Address Valid to Valid Instr. In @12 MHz @16 MHz | t _{AVVI} | | 5t _{CLK} -150 5t _{CLK} -90 | ns ns |
| 13 | PSEN Low to Address Float | t _{PSLAZ} | 0 | | ns |
| 14 | RD Pulse Width | t _{RDPW} | 6t _{CLK} -100 | | ns |
| 15 | WR Pulse Width | t _{WRPW} | 6t _{CLK} -100 | | ns |
| 16 | RD Low to Valid Data In @12 MHz @16 MHz | t _{RDLDV} | | 5t _{CLK} -165 5t _{CLK} -105 | ns ns |
| 17 | Data Hold after RD High | t _{RDHDV} | 0 | | ns |
| 18 | Data Float after RD High | t _{RDHDZ} | | 2t _{CLK} -70 | ns |
| 19 | ALE Low to Valid Data In @12 MHz @16 MHz | t _{ALLVD} | | 8t _{CLK} -150 8t _{CLK} -90 | ns ns |
| 20 | Valid Addr. to Valid Data In @12 MHz @16 MHz | t _{AVDV} | | 9t _{CLK} -165 9t _{CLK} -105 | ns ns |
| 21 | ALE Low to RD or WR Low | t _{ALLRDL} | 3t _{CLK} -50 | 3t _{CLK} +50 | ns |
| 22 | Address Valid to RD or WR Low | t _{AVRDL} | 4t _{CLK} -130 | | ns |
| 23 | Data Valid to WR Going Low | t _{DVWRL} | t _{CLK} -60 | | ns |
| 24 | Data Valid to WR High @12 MHz @16 MHz | t _{DVWRH} | 7t _{CLK} -150 7t _{CLK} -90 | | ns ns |
| 25 | Data Valid after WR High | t _{WRHDV} | t _{CLK} -50 | | ns |
| 26 | RD Low to Address Float | t _{RDLAZ} | | 0 | ns |
| 27 | RD or WR High to ALE High | t _{RDHALH} | t _{CLK} -40 | t _{CLK} +50 | ns |

EXPANDED PROGRAM MEMORY READ CYCLE






EXPANDED DATA MEMORY WRITE CYCLE



AC CHARACTERISTICS (cont'd) EXTERNAL CLOCK DRIVE

| | | | | , 0 | |
|----|---|---------------------|----------|----------|----------|
| # | PARAMETER | SYMBOL | MIN | MAX | UNITS |
| 28 | External Clock High Time @12 MHz @16 MHz | ^t CLKHPW | 20 15 | | ns ns |
| 29 | External Clock Low Time @12 MHz @16 MHz | t _{CLKLPW} | 20 15 | | ns ns |
| 30 | External Clock Rise Time @12 MHz @16 MHz | t _{CLKR} | | 20 15 | ns ns |
| 31 | External Clock Fall Time @12 MHz @16 MHz | t _{CLKF} | | 20 15 | ns ns |

EXTERNAL CLOCK TIMING




AC CHARACTERISTICS (cont'd) POWER CYCLING TIMING

 $(t_A = 0^{\circ}C \text{ to}70^{\circ}C; V_{CC} = 5V \pm 10\%)$

| # | PARAMETER | SYMBOL | MIN | MAX | UNITS |
|----|---|------------------|-----|----------|------------------|
| 32 | Slew Rate from V _{CCMIN} to 3.3V | t _F | 130 | | μs |
| 33 | Crystal Start up Time | t _{CSU} | | (note 6) | |
| 34 | Power On Reset Delay | t _{POR} | | 21504 | t _{CLK} |

POWER CYCLE TIMING




AC CHARACTERISTICS (cont'd) SERIAL PORT TIMING – MODE 0

 $(t_A = 0^{\circ}C \text{ to}70^{\circ}C; V_{CC} = 5V \pm 10\%)$

| # | PARAMETER | SYMBOL | MIN | MAX | UNITS |
|----|--|--------------------|-------------------------|-------------------------|-------|
| 35 | Serial Port Clock Cycle Time | tspclk | 12t _{CLK} | | μs |
| 36 | Output Data Setup to Rising Clock Edge | t _{DOCH} | 10t _{CLK} -133 | | ns |
| 37 | Output Data Hold after Rising Clock Edge | t _{CHDO} | 2t _{CLK} -117 | | ns |
| 38 | Clock Rising Edge to Input Data Valid | t _{CHDV} | | 10t _{CLK} -133 | ns |
| 39 | Input Data Hold after Rising Clock Edge | t _{CHDIV} | 0 | | ns |

SERIAL PORT TIMING - MODE 0




AC CHARACTERISTICS (cont'd) PARALLEL PROGRAM LOAD TIMING

 $(t_A = 0^{\circ}C \text{ to} 70^{\circ}C; V_{CC} = 5V \pm 10\%)$

| # | PARAMETER | SYMBOL | MIN | MAX | UNITS |
|----|---|--------------------|-----------------------|-----|-------|
| 41 | Pulse Width of PE3-4 | t _{CEPW} | 4t _{CLK} -35 | | ns |
| 45 | Byte-wide Address Hold after PE3-4 High During MOVX | ^t CEHDA | 4t _{CLK} -30 | | ns |
| 46 | Delay from Byte–wide Address Valid PE3–4 Low During MOVX | ^t CELDA | 4t _{CLK} -35 | | ns |
| 47 | Byte–wide Data Setup to PE3–4 High During MOVX (read) | ^t DACEH | 1t _{CLK} +40 | | ns |
| 48 | Byte-wide Data Hold after PE3-4 High During MOVX (read) | tCEHDV | 10 | | ns |
| 49 | Byte-wide Address Valid to R/W Active During MOVX (write) | t _{AVRWL} | 3t _{CLK} -35 | | ns |
| 50 | Delay from R/W Low to Valid Data Out During MOVX (write) | t _{RWLDV} | 20 | | ns |
| 51 | Valid Data Out Hold Time from PE3–4 High | tCEHDV | 1t _{CLK} -15 | | ns |
| 52 | Valid Data Out Hold Time from R/W High | t _{RWHDV} | 0 | | ns |
| 53 | Write Pulse Width (R/W Low Time) | t _{RWLPW} | 6t _{CLK} -20 | | ns |

BYTE-WIDE BUS TIMING



RPC AC CHARACTERISTICS – DBB READ

| # | PARAMETER | SYMBOL | MIN | MAX | UNITS |
|----|--------------------------------------|------------------|-----|-----|-------|
| 54 | CS, A ₀ Setup to RD | t _{AR} | 0 | | ns |
| 55 | CS, A ₀ Hold After RD | t _{RA} | 0 | | ns |
| 56 | RD Pulse Width | t _{RR} | 160 | | ns |
| 57 | CS, A ₀ to Data Out Delay | t _{AD} | | 130 | ns |
| 58 | RD to Data Out Delay | t _{RD} | 0 | 130 | ns |
| 59 | RD to Data Float Delay | t _{RDZ} | | 85 | ns |

RPC AC CHARACTERISTICS – DBB WRITE


 $(t_A = 0^{\circ}C \text{ to} 70^{\circ}C; V_{CC} = 5V \pm 10\%)$

| # | PARAMETER | SYMBOL | MIN | MAX | UNITS |
|-----|---|-----------------|-----|-----|-------|
| 60 | $\overline{\text{CS}}$, A ₀ Setup to $\overline{\text{WR}}$ | t _{AW} | 0 | | ns |
| 61A | $\overline{\text{CS}}$, Hold After $\overline{\text{WR}}$ | t _{WA} | 0 | | ns |
| 61B | A_0 , Hold After \overline{WR} | t _{WA} | 20 | | ns |
| 62 | WR Pulse Width | t _{WW} | 20 | | ns |
| 63 | Data Setup to WR | t _{DW} | 130 | | ns |
| 64 | Data Hold After WR | t _{WD} | 20 | | ns |

AC CHARACTERISTICS – DMA

| | | | | , 00 | |
|----|-------------------------|------------------|-----|------|-------|
| # | PARAMETER | SYMBOL | MIN | MAX | UNITS |
| 65 | DACK to WR or RD | t _{ACC} | 0 | | ns |
| 66 | RD or WR to DACK | t _{CAC} | 0 | | ns |
| 67 | DACK to Data Valid | t _{ACD} | 0 | 130 | ns |
| 68 | RD or WR to DRQ Cleared | t _{CRQ} | | 110 | ns |

RPC TIMING MODE 16



AC CHARACTERISTICS - PROG

DATA

| $(t_{\Delta} = 0^{\circ}C \text{ to} 70^{\circ}C)$ | $V_{CC} = 5V + 10\%$ |
|--|----------------------|
|--|----------------------|


64)-

| | | | | , 00 - | |
|----|-----------------------|------------------|-----|--------|-------|
| # | PARAMETER | SYMBOL | MIN | MAX | UNITS |
| 69 | PROG Low to Active | t _{PRA} | 48 | | CLKS |
| 70 | PROG High to Inactive | t _{PRI} | 48 | | CLKS |

(63)-

DATA VALID


RPC TIMING MODE 16 (cont'd)



NOTES:

- 1. All voltages are referenced to ground.
- 2. Maximum operating I_{CC} is measured with all output pins disconnected; XTAL1 driven with t_{CLKR} , t_{CLKF} =10 ns, V_{IL} = 0.5V; XTAL2 disconnected; RST = PORT0 = V_{CC} .
- 3. Idle mode I_{IDLE} is measured with all output pins disconnected; XTAL1 driven with t_{CLKR} , t_{CLKF} = 10 ns, V_{IL} = 0.5V; XTAL2 disconnected; PORT0 = V_{CC} , RST = V_{SS} .
- Stop mode I_{STOP} is measured with all output pins disconnected; PORT0 = V_{CC}; XTAL2 not connected; RST = XTAL1 = V_{SS}.
- 5. Pin capacitance is measured with a test frequency 1 MHz, $t_{\mbox{\scriptsize A}}$ = 25°C.
- 6. Crystal start—up time is the time required to get the mass of the crystal into vibrational motion from the time that power is first applied to the circuit until the first clock pulse is produced by the on–chip oscillator. The user should check with the crystal vendor for a worst case specification on this time.
- 7. \overline{PF} pin operation is specified with $V_{BAT} \ge 3.0V$.

PACKAGE DRAWING



DATA SHEET REVISION SUMMARY

The following represent the key differences between 12/13/95 and 08/13/96 version of the DS2251T data sheet. Please review this summary carefully.

- 1. Change $V_{\mbox{\footnotesize CC}}$ slew rate definition to reference 3.3V instead of $V_{\mbox{\footnotesize LI}}$.
- 2. Add minimum value to PCB thickness.

The following represent the key differences between 08/15/96 and 05/29/97 version of the DS2251T data sheet. Please review this summary carefully.

1. $\overline{\text{PF}}$ signal moved from V_{OL2} test specification to V_{OL1} . (PCND73001)