

DS2436 Battery ID/Monitor Chip

FEATURES

- On-board A/D converter monitors battery voltage for end-of-charge and end-of-discharge determination
- Eliminates thermistors by sensing battery temperature on-chip
- · Provides unique ID number to battery packs
- 256-bit nonvolatile user memory available for storage of data such as fuel gauge and manufacturing information
- 2 byte cycle counter
- Operating Range of -40°C to +85°C
- Applications include portable computers, portable/ cellular phones, consumer electronics, and handheld instrumentation

PACKAGE OUTLINE



PIN DESCRIPTION

GND	– Ground
DQ	 Data In/Out
V _{DD}	 Supply/Battery Connection

DESCRIPTION

The DS2436 Battery Identification Chip provides a convenient method of tagging and identifying battery packs, by manufacturer, chemistry, or other identifying parameters. The DS2436 allows the battery pack to be coded with a unique, two byte, identification number, and also store information regarding the battery life and charge/ discharge characteristics in its nonvolatile memory.

The DS2436 also performs the essential function of monitoring battery temperature, without the need for a thermistor in the battery pack.

A cycle counter assists to determine the remaining cycle life of the battery.

Finally, the DS2436 measures battery voltage and sends that measured value to a host CPU, for use in end–of–charge or end–of–discharge determination, or basic fuel gauge operation.

Information is sent to/from the DS2436 over a 1–WireTM interface, so that battery packs need only have three output connectors: power, ground, and the 1–Wire interface.

DS2436

DEIAIEEDI							
PIN	SYMBOL	DESCRIPTION					
1	GND	Ground pin					
2	DQ	Data input/output pin for 1-Wire communication port					
3	V _{DD}	Supply pin – input power supply (battery connection)					

DETAILED PIN DESCRIPTION

OVERVIEW

The block diagram of Figure 1 shows the major components of the DS2436. The DS2436 has seven major data components: 1) 64–bit lasered ROM, 2) Scratchpad Memory, 3) Nonvolatile Memory, 4) On–board SRAM, 5) Temperature sensor, 6) Battery voltage A/D converter, and 7) ID Register.

Communication to the DS2436 is via a 1–Wire port. With the 1–Wire port, the memory and control functions will not be available until the ROM function protocol has been established. The master must first provide one of four ROM function commands: 1) Read ROM, 2) Match ROM, 3) Search ROM, or 4) Skip ROM. These commands operate on the 64–bit lasered ROM portion of each device and can identify a specific device if many are present on the 1–Wire line as well as indicate to the bus master how many and what types of devices are present. After a ROM function sequence has been successfully executed, the memory and control functions are accessible. The master may then provide any one of the fifteen memory and control function commands.

Access to the DS2436 memory is through the 1–Wire interface and scratchpad memory. Charging parameters and other data such as battery chemistry, fuel gauge information, and other user data maybe stored in the DS2436, allowing this information to be permanently stored in the battery pack. Nonvolatile (E^2) RAM holds the information even if the battery goes dead; as long as the battery remains within typical charge/discharge operating range, the SRAM provides battery–backed storage of information.

DS2436 BLOCK DIAGRAM Figure 1



043098 2/22

DS2436 MEMORY PARTITIONING Figure 2



043098 3/22

DS2436 ADDRESSABLE RAM MEMORY MAP Figure 3



043098 4/22



043098 5/22

MEMORY

The DS2436's memory is divided into five pages, each page filling 32 bytes of address space. Not all of the available addresses are used, however. Refer to the memory map of Figure 3 to see actual addresses which are available.

The first three pages of memory consist of a scratchpad RAM and then either a nonvolatile RAM (pages 1 and 2) or SRAM (page 3). The scratchpads help insure data integrity when communicating over the 1–Wire bus. Data is first written to the scratchpad where it can be read back. After the data has been verified, a copy scratchpad command will transfer the data to the RAM (NV or SRAM). This process insures data integrity when modifying the memory.

The fourth page of memory consists of registers which contain the measured temperature value, voltage value, and status registers. These registers are made from SRAM cells.

The fifth page of memory holds the manufacturer ID number for the device and the cycle count registers in E^2 RAM. These registers are nonvolatile under all power conditions.

PAGE 1

The first page of memory has 24 bytes. It consists of a scratchpad RAM and a nonvolatile (E^2) RAM. These 24 bytes may be used to store any data, such as: battery chemistry descriptors, manufacturing lot codes, etc.

This page may be locked to prevent data stored here from being changed inadvertently.

Both the nonvolatile and the scratchpad portions are organized identically, as shown in Figure 3. In this page, these two portions are referred to as NV1 and SP1, respectively.

PAGE 2

The second page of memory has 8 bytes. It consists of a scratchpad RAM and a nonvolatile (E^2) RAM. These 8 bytes may be used to store additional data. In contrast to page 1 memory, the Lock function is not available for page 2.

PAGE 3

The third page of memory has 8 bytes. It consists of a scratchpad RAM and SRAM. This address space may be used to store additional data, provided that, should the battery discharge completely and power to the DS2436 is lost, this data may also be lost without serious repercussions. Data which must remain even if power to the DS2436 is lost should be placed in either Page 1 or Page 2.

Prefer this section of memory to store fuel gauge and self discharge information. If the battery dies, and this information is lost, it is moot because the user can easily determine that the battery is dead.

PAGE 4

The fourth page of memory is used by the DS2436 to store the converted value of battery temperature and voltage. A two byte status register informs of conversion progress and memory lock state.

TEMPERATURE REGISTERS (60h-61h)

The DS2436 can measure temperature without external components. The resulting temperature measurement is placed in a two byte temperature register. This register is implemented in SRAM, and therefore will hold data until the battery voltage falls below minimum V_{DD} .

The temperature reading is provided in a 13–bit, two's complement reading, which provides $0.03125^{\circ}C$ of resolution. Table 1 describes the exact relationship of output data to measured temperature. The data is transmitted serially over the 1–Wire interface. The DS2436 can measure temperature over the range of $-40^{\circ}C$ to $+85^{\circ}C$ in $0.03125^{\circ}C$ increments. For Fahrenheit usage, a lookup table or conversion factor must be used.

Note that temperature is represented in the DS2436 in terms of a $0.03125^{\circ}C$ LSB, yielding the following 13–bit format:



= 25.0625°C

As data is transmitted LSB first, the second byte contains the temperature value in full degree C.

043098 6/22

TEMPERATURE	DIGITAL OUTPUT (Binary)	DIGITAL OUTPUT (Hex)							
+125°C	01111101 00000000	7B00							
+25.0625°C	00011001 00010000	1910							
+1/2°C 00000000 10000000		0080							
0°C	0000000 0000000	0000							
-1/2°C	1111111 1000000	FF80							
–25.0625°C	11100110 11110000	E6F0							
–55°C	11001001 00000000	C900							

TEMPEDATURE/DATA DEL ATIONQUIRS Table 1

STATUS/CONTROL REGISTER (62h-63h)

The status register is a two byte register at addresses 62h and 63h (consisting of SRAM). Address 62h is the least significant byte of the status register, and is currently the only address with defined status bits; the other byte at address 63h is reserved for future use. The status register is formatted as follows:

STATUS REGISTER

;	STATUS REGISTER LSB									
	х	х	х	х	ADB	LOCK	NVB	ТВ	62ŀ	
[х	х	х	х	х	х	х	х	63ŀ	

where

X = Don't Care

- TB = Temperature Busy flag. "1" = temperature conversion in progress; "0" = temperature conversion complete, valid data in temperature register.
- NVB = Nonvolatile memory busy flag. "1" = Copy from scratchpad to NV RAM in progress, "0" = nonvolatile memory is not busy. A copy to NVRAM may take from 2 ms to 10 ms (taking longer at lower supply voltages).
- LOCK = "1" indicates that NV1 is locked; "0" indicates that NV1 is unlocked.

ADB= A/D converter busy flag. "1" = analog-to-digital conversion in progress on battery voltage; "0" = conversion complete, no measurement being made. An A/D conversion takes approximately 10 ms.

BATTERY VOLTAGE REGISTER (77h-78h)

The onboard analog-to-digital converter (ADC) has ten bits of resolution and will perform a conversion when the DS2436 receives the command protocol (Convert V) [B4h]. The result of this measurement is placed in the two byte voltage register (see Memory Map). The range for the DS2436 ADC is 0V to 10V; this range is suitable for NiCd or NiMH battery packs up to six cells, and for lithium ion battery packs of two cells. The full-scale range of the ADC is scaled to 10.24V, resulting in a resolution of 10 mV.

While the ADC has a range that extends to 0V, it is important to note that the battery voltage is also the supply voltage to the DS2436. As such, the accuracy of the ADC begins to degrade below battery voltages of 2.7 volts, and the ability to make conversions is limited by the operating voltage range of the DS2436.

Voltage is expressed in this register in straight binary format, as outlined in Table 2. Note that while codes exits for values below 2.7 volts, accuracy of the ADC and the limitation on the DS2436's supply voltage make it unlikely that these values would be used in actual practice.

/OLTAGE/DATA RELATIONSHIP Table 2									
BATTERY VOLTAGE	DIGITAL OUTPUT (Binary)	DIGITAL OUTPUT (Hex)							
0.010V	0000 0000 0000 0001	0001							
2.7V	0000 0001 0000 1110	010E							
3.6V	0000 0001 0110 1000	0168							
5V	0000 0001 1111 0100	01F4							
7.2V	0000 0010 1101 0000	02D0							
9 99\/	0000 0011 1110 0111	03E7							

0000 0011 1110 1000

PAGE5

10V

The fifth page of memory holds the battery manufacturer ID number, as well as a two byte counter for counting the number of battery charge/discharge cycles.

ID REGISTER (80h and 81h)

The ID Register is a 16-bit ROM register that can contain a unique identification code, if purchased from Dallas Semiconductor. This ID number is programmed by Dallas Semiconductor, is unchangeable, and is unique to each customer. This ID number may be used to assure that batteries containing a DS2436 have the same manufacturer ID number as a charger configured to operate with that battery pack. This feature may be used to prevent charging of batteries for which the charging circuit has not been designed.

CYCLE COUNTER (82h and 83h)

The cycle counter register gives an indication of the number of charge/discharge cycles the battery pack has been through. This nonvolatile (E²) register is incremented by the user through the use of a protocol to the DS2436, and is reset by another protocol. The counter is a straight binary counter, formatted as follows

CYCLE MSB	COUNT	ER						
32768	16384	8192	4096	2048	1024	512	256	83ł
128	64	32	16	8	4	2	1	821

MEMORY FUNCTION COMMANDS 64–BIT LASERED ROM

Each DS2436 contains a unique ROM code that is 64 bits long. The first eight bits are a 1-Wire family code

043098 8/22

(DS2436 code is 1Bh). The next 48-bits are a unique serial number. The last eight bits are a Cyclic Redundancy Check (CRC) of the first 56 bits. (See Figure 4.) The 64-bit ROM and ROM Function Control section allow the DS2436 to operate as an 1-Wire device and follow the 1-Wire protocol detailed in the section "1-Wire Bus System".

03E8

The functions required to control sections of the DS2436 are not accessible until the ROM function protocol has been satisfied. This protocol is described in the ROM Function Protocol Flow Chart (Figure 5). The 1-Wire bus master must first provide one of four ROM function commands: 1) Read ROM, 2) Match ROM, 3) Search ROM, or 4) Skip ROM. After a ROM function sequence has been successfully executed, the functions specific to the DS2436 are accessible. The bus master may then provide one of the fifteen memory and control function commands.

CRC GENERATION

The DS2436 has an 8-bit CRC stored in the most significant byte of the 64-bit ROM. The bus master can compute a CRC value from the first 56 bits of the 64-bit ROM and compare it to the value stored within the DS2436 to determine if the ROM data has been received error-free by the bus master. Additionally, each page read appends one CRC byte. The equivalent polynomial function of this CRC is:

> $CRC = X^8 + X^5 + X^4 + 1$ X^n = bit at the n-th stage += exclusive-or function

The DS2436 also generates an 8-bit CRC value using the same polynomial function shown above and provides this value to the bus master to validate the transfer of data bytes. In each case where a CRC is used for data transfer validation, the bus master must calculate a CRC value using the polynomial function given above and compare the calculated value to either the 8-bit CRC value stored in the 64-bit ROM portion of the DS2436 (for ROM reads) or the 8-bit CRC value computed within the DS2436 scratchpad (which is read as a thirty-third byte when the scratchpad is read). The comparison of CRC values and decision to continue with an operation are determined entirely by the bus master. There is no circuitry inside the DS2436 that prevents a command sequence from proceeding if the CRC stored in or calculated by the DS2436 does not match the value generated by the bus master. Proper use of the CRC can result in a communication channel with a very high level of integrity.

The 1–Wire CRC can be generated using a polynomial generator consisting of a shift register and XOR gates as shown in Figure 6. Additional information about the Dallas 1–Wire CRC is available in an application note entitled "Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor Touch Memory Products". (App Note #27)

The shift register bits are initialized to zero. Then, starting with the least significant bit of the family code, one bit at a time is shifted in. After the 8th bit of the family code has been entered, the serial number is entered. After the 48th bit of the serial number has been entered, the shift register contains the CRC value. Shifting in the eight bits of CRC should return the shift register to all zeros.

64-BIT LASERED ROM Figure 4



MASTER Tx RESET PULSE DS2436 Tx PRESENCE PULSE MASTER Tx ROM FUNCTION COMMAND CCh SKIP ROM COMMAND 55h MATCH ROM COMMAND F0h SEARCH ROM COMMAND 33h READ ROM COMMAND NO NO NO NO YES YES YES YES DS2436 Tx BIT 0 DS2436 Tx FAMILY MASTER Tx BIT 0 CODE 1 BYTE DS2436 Tx BIT 0 MASTER Tx BIT 0 DS2436 Tx SERIAL NUMBER 6 BYTE BIT 0 MATCH? BIT 0 MATCH? NO NO YES YES DS2436 Tx BIT 1 DS2436 Tx CRC BYTE MASTER Tx BIT 1 DS2436 Tx BIT 1 MASTER Tx BIT 1 NO BIT 1 BIT 1 NO MATCH? MATCH? 2 2 YES YES DS2436 Tx BIT 63 MASTER Tx BIT 63 DS2436 Tx BIT 63 MASTER Tx BIT 63 BIT 63 MATCH? BIT 63 MATCH? NO NO YES YES × MASTER TX MEMORY OR FUNCTION COMMAND

ROM FUNCTIONS FLOW CHART Figure 5

043098 10/22

1–WIRE CRC CODE Figure 6



1-WIRE BUS SYSTEM

The 1–Wire bus is a system which has a single bus master and one or more slaves. The DS2436 behaves as a slave. All data is communicated LSB first. The discussion of this bus system is broken down into three topics: hardware configuration, transaction sequence, and 1–Wire signaling (signal types and timing).

HARDWARE CONFIGURATION

The 1–Wire bus has only a single line by definition; it is important that each device on the bus be able to drive it at the appropriate time. To facilitate this, each device attached to the 1–Wire bus must have open drain or 3–state outputs. The 1–Wire port of the DS2436 (DQ pin) is open drain with an internal circuit equivalent to that shown in Figure 7. A multidrop bus consists of a 1–Wire bus with multiple slaves attached. The 1–Wire bus requires a pull–up resistor of approximately $5k\Omega$.

The idle state for the 1–Wire bus is high. If for any reason a transaction needs to be suspended, the bus MUST be left in the idle state for the transaction to resume. Infinite recovery time can occur between bits so long as the 1–Wire bus is in the inactive (HIGH) state during the recovery period. If this does not occur and the bus is left low for more than 480 μ s, all components on the bus will be reset.

HARDWARE CONFIGURATION Figure 7

TRANSACTION SEQUENCE

The protocol for accessing the DS2436 via the 1–Wire port is as follows:

- Initialization
- ROM Function Command
- Memory Function Command
- Transaction/Data

INITIALIZATION

All transactions on the 1–Wire bus begin with an initialization sequence. The initialization sequence consists of a reset pulse transmitted by the bus master followed by presence pulse(s) transmitted by the slave(s).

The presence pulse lets the bus master know that the DS2436 is on the bus and is ready to operate. For more details, see the "1–Wire Signaling" section.

ROM FUNCTION COMMANDS

Once the bus master has detected a presence, it can issue one of the four ROM function commands. All ROM function commands are eight bits long. A list of these commands follows (refer to flowchart in Figure 5).



Read ROM [33h]

This command allows the bus master to read the DS2436's 8-bit family code, unique 48-bit serial number, and 8-bit CRC. This command can only be used if there is a single DS2436 on the bus. If more than one slave is present on the bus, a data collision will occur when all slaves try to transmit at the same time (open drain will produce a wired–AND result).

Match ROM [55h]

The match ROM command, followed by a 64–bit ROM sequence, allows the bus master to address a specific DS2436 on a multidrop bus. Only the DS2436 that exactly matches the 64–bit Rom sequence will respond to the following memory function command. All slaves that do not match the 64–bit ROM sequence will wait for a reset pulse. This command can be used with a single or multiple devices on the bus.

Skip ROM [CCh]

This command can save time in a single drop bus system by allowing the bus master to access the memory functions without providing the 64–bit ROM code. If more than one slave is present on the bus and a read command is issued following the Skip ROM command, data collision will occur on the bus as multiple slaves transmit simultaneously (open drain pull–downs will produce a wired–AND result).

Search ROM [F0h]

When a system is initially brought up, the bus master might not know the number of devices on the 1–Wire bus or their 64–bit ROM codes. The search ROM command allows the bus master to use a process of elimination to identify the 64–bit ROM codes of all slave devices on the bus.

Example of a ROM Search

The ROM search process is the repetition of a simple 3-step routine: read a bit, read the complement of the bit, then write the desired value of that bit. The bus master performs this simple, 3-step routine on each bit of the ROM. After one complete pass, the bus master knows the contents of the ROM in one device. The remaining number of devices and their ROM codes may be identified by additional passes.

The following example of the ROM search process assumes four different devices are connected to the

same 1–Wire bus. The ROM data of the four devices is as shown:

ROM1	00110101
ROM2	10101010
ROM3	11110101
ROM4	00010001

The search process is as follows:

- The bus master begins the initialization sequence by issuing a reset pulse. The slave devices respond by issuing simultaneous presence pulses.
- 2. The bus master will then issue the search ROM command on the 1–Wire bus.
- 3. The bus master reads a bit from the 1-Wire bus. Each device will respond by placing the value of the first bit of their respective ROM data onto the 1-Wire bus. ROM1 and ROM4 will place a 0 onto the 1-Wire bus, i.e., pull it low. ROM2 and ROM3 will place a one onto the 1-Wire bus by allowing a line to stay high. The result is a logical AND of all devices on the line, therefore the bus master sees a 0. The bus master reads another bit. Since the search ROM data command is being executed, all of the devices on the 1-Wire bus respond to this second read by placing the complement of the first bit of their respective ROM data onto the 1-Wire bus. ROM1 and ROM4 will place a one onto the 1-Wire, allowing the line to stay high. ROM2 and ROM3 will place a 0 onto the 1-Wire, thus it will be pulled low. The bus master again observes a 0 for the complement of the first ROM data bit. The bus master has determined that there are some devices on the 1-Wire bus that have a 0 in the first position and others that have a 1.

The data obtained from the two reads of the 3–step routine have the following interpretations:

- 00 There are still devices attached which have conflicting bits in this position.
- 01 All devices still coupled have a 0 bit in this bit position.
- 10 All devices still coupled have a 1 bit in this bit position.
- 11 There are no devices attached to the 1–Wire bus.

043098 12/22

- The bus master writes a 0. This deselects ROM2 and ROM3 for the remainder of this search pass, leaving only ROM1 and ROM4 connected to the 1–Wire bus.
- 5. The bus master performs two more reads and receives a 0 bit followed by a 1 bit. This indicates that all devices still coupled to the bus have 0's as their second ROM data bit.
- 6. The bus master then writes a 0 to keep both ROM1 and ROM4 coupled.
- 7. The bus master executes two reads and receives two 0 bits. This indicates that both 1 bits and 0 bits exist as the third bit of the ROM data of the attached devices.
- The bus master writes a 0-bit. This deselects ROM1 leaving ROM4 as the only device still connected.
- The bus master reads the remainder of the ROM bits for ROM4 and continues to access the part if desired. This completes the first pass and uniquely identifies one part on the 1–Wire bus.
- 10. The bus master starts a new ROM search sequence by repeating steps 1 through 7.
- 11. The bus master writes an 1–bit. This deselects ROM4, leaving only ROM1 still coupled.
- 12. The bus master reads the remainder of the ROM bits for ROM1 and communicates to the underlying logic if desired. This completes the second ROM search pass, in which another of the ROMs was found.
- 13. The bus master starts a new ROM search by repeating steps 1 through 3.
- 14. The bus master writes a 1–bit. This deselects ROM1 and ROM4 for the remainder of this search pass, leaving only ROM2 and ROM3 coupled to the system.
- 15. The bus master executes two read time slots and receives two zeros.
- 16. The bus master writes a 0-bit. This deselects ROM3, and leaving only ROM2.
- 17. The bus master reads the remainder of the ROM bits for ROM2 and communicates to the underlying logic if desired. This completes the third ROM search pass, in which another of the ROMs was found.

DS2436

- 18. The bus master starts a new ROM search by repeating steps 13 through 15.
- 19. The bus master writes a 1–bit. This deselects ROM2, leaving only ROM3.
- 20. The bus master reads the remainder of the ROM bits for ROM3 and communicates to the underlying logic if desired. This completes the fourth ROM search pass, in which the last of the ROMs was found.

Note the following:

The bus master learns the unique ID number (ROM data pattern) of one 1–Wire device on each ROM Search operation. The time required to derive the part's unique ROM code is:

The bus master is therefore capable of identifying 75 different 1–Wire devices per second.

I/O SIGNALING

The DS2436 requires strict protocols to insure data integrity. The protocol consists of several types of signaling on one line: reset pulse, presence pulse, write 0, write 1, read 0, and read 1. All of these signals, with the exception of the presence pulse, are initiated by the bus master.

The initialization sequence required to begin any communication with the DS2436 is shown in Figure 8. A reset pulse followed by a presence pulse indicates the DS2436 is ready to send or receive data given the correct ROM command and memory function command.

The bus master transmits (TX) a reset pulse (a low signal for a minimum of 480 μ s). The bus master then releases the line and goes into a receive mode (RX). The 1–Wire bus is pulled to a high state via the 5K pull–up resistor. After detecting the rising edge on the I/O pin, the DS2436 waits 15–60 μ s and then transmits the presence pulse (a low signal for 60–240 μ s).

MEMORY FUNCTION COMMANDS

The following command protocols are summarized in Table 3.

PAGE 1 THROUGH PAGE 3 COMMANDS Read Scratchpad [11h]

This command reads the contents of the scratchpad RAM on the DS2436. This command is followed by a start byte address. After issuing this command and providing the start address, the user may begin reading the data. The user may read 32 bytes of data through the end of each scratchpad space, with any reserved data bits reading all logic 1s. If reading occurs through the end of a page, the Bus Master may issue eight additional read time slots and the DS2436 will respond with an 8-bit CRC of all data bytes read from the initial starting byte through the last byte of the page. After the CRC is received by the Bus Master, any subsequent read time slots will appear as logical 1's until a reset pulse is issued.

Write Scratchpad [17h]

This command writes to the scratchpad RAM on the DS2436. This command is followed by a start byte address. After issuing this command and providing the start address, the user may begin writing data to the DS2436 scratchpad at the starting byte address through the end of the 32–byte scratchpad space.

Copy SP1 to NV1 [22h]

This command copies the entire contents (24 bytes) of Scratchpad 1 (SP1) to its corresponding nonvolatile memory (NV1). The nonvolatile RAM memory of the DS2436 cannot be written to directly by the bus master; however, the scratchpad RAM may be copied to the nonvolatile RAM. This prevents accidental overwriting of the nonvolatile RAM and allows the data to be written first to the scratchpad, where it can be read back and verified before copying to the nonvolatile RAM. This command does not use a start address; the entire contents of the scratchpad will be copied to the nonvolatile RAM. The NVB bit will be set when the copy is in progress. NV1 is made with E^2 type memory cells that will accept at least 50,000 changes.

Copy SP2 to NV2 [25h]

This command copies the entire contents (8 bytes) of SP2 (user bytes) to its corresponding nonvolatile memory (NV2). This command does not use a start address; the entire contents of SP2 will be copied to NV2. The NVB bit will be set when the copy is in progress. NV2 is made with E^2 type memory cells that will accept at least 50,000 changes.

Copy SP3 to SRAM [28h]

This command copies the entire contents (8 bytes) of SP3 to its corresponding SRAM. This command does not use a start address; the entire contents of SP3 will be copied to the SRAM.

Copy NV1 to SP1 [71h]

This command copies the entire contents (24 bytes) of NV1 to its corresponding scratchpad RAM (SP1). This command does not use a start address; the entire contents of NV1 will be copied to SP1. The nonvolatile RAM of the DS2436 cannot be read directly by the bus master; however, the nonvolatile RAM may be copied to the scratchpad RAM.

Copy NV2 to SP2 [77h]

This command copies the entire contents (8 bytes) of NV2 (user bytes) to its corresponding scratchpad RAM (SP2). This command does not use a start address; the entire contents of NV2 will be copied to SP2. The non-volatile RAM of the DS2436 cannot be read directly by the bus master; however, the nonvolatile RAM may be copied to the scratchpad RAM.

Copy SRAM to SP3 [7Ah]

This command copies the entire contents (8 bytes) of SRAM to its corresponding scratchpad RAM (SP3). This command does not use a start address; the entire contents of SRAM will be copied to SP3. The SRAM of the DS2436 cannot be read directly by the bus master; however, the SRAM may be copied to the scratchpad RAM.

Lock NV1 [43h]

This command prevents copying SP1 to NV1. This is done as an added measure of data security, preventing charge parameter data from being changed inadvertently. NV1 may be copied up into SP1 while the part is locked. This allows NV1 to be read at any time. However, NV1 cannot be written to through a Copy SP1 to NV1 command without first unlocking the DS2436.

Unlock NV1 [44h]

This command unlocks NV1, to allow copying SP1 into NV1. This is done as an added measure of data security, preventing data from being changed inadvertently.

043098 14/22

PAGE 4 AND 5 COMMANDS Convert T [D2h]

This command instructs the DS2436 to initiate a temperature conversion cycle. This sets the TB flag. When the temperature conversion is done, the TB flag is reset and the current temperature value is placed in the temperature register. While a temperature conversion is taking place, all other memory functions are still available for use.

Convert V [B4h]

This command instructs the DS2436 to initiate a battery voltage analog-to-digital conversion cycle. This sets the ADB flag. When the A/D conversion is done, the ADB flag is reset and the current voltage value is placed in the voltage register. While an A/D conversion is taking place, all other memory functions are still available for use.

Read Registers [B2h]

This command reads the contents of the registers in Page 4 and 5. This command is followed by a start byte address. After issuing this command and providing the start address, the user may begin reading the data. The user may read data through the end of the register space (through address 78h in Page 4, address 83h in Page 5), after which the data read will be all logic 1's.

Increment Cycle [B5h]

This command increments the value in the cycle counter register. This command does not use a start address; no further data is required.

Reset Cycle Counter [B8h]

This command is used to reset the cycle counter register to zero, if desired.

DS2436

DS2436 COMMAND SET Table 3

INSTRUCTION	DESCRIPTION	PROTOCOL	1-WIRE BUS MASTER STATUS AFTER ISSUING PROTOCOL	1-WIRE BUS DATA AFTER ISSUING PROTOCOL
	PAGE 1 THROUGH	PAGE 3 MEM	ORY COMMANDS	
Read Scratchpad	Reads bytes from DS2436 Scratchpad.	11h <addr (00h–5Fh)></addr 	RX	<read data=""></read>
Write Scratchpad	Writes bytes to DS2436 Scratchpad.	17h <addr 00h–5Fh)></addr 	ТХ	<write data=""></write>
Copy SP1 to NV1	Copies entire contents of SP1 to NV1.	22h	ldle	{NVB bit in Status Register=1 until copy complete (2–5ms, typ)}
Copy SP2 to NV2	Copies entire contents of SP2 to NV2.	25h	ldle	{NVB bit in Status Register=1 until copy complete (2–5ms, typ)}
Copy SP3 to SRAM	Copies entire contents of SP3 to SRAM.	28h	Idle	Idle
Copy NV1 to SP1	Copies entire contents of NV1 to SP1.	71h	Idle	Idle
Copy NV2 to SP2	Copies entire contents of NV2 to SP2.	77h	Idle	Idle
Copy SRAM to SP3	Copies entire contents of SRAM to SP3.	7Ah	Idle	Idle
Lock NV1	Locks 24 bytes of SP1 and NV1 from writing.	43h	Idle	{NVB bit in Status Register=1 until copy complete (2–5ms, typ)}
Unlock NV1	Unlocks 24 bytes of SP1 and NV1 for writing.	44h	Idle	{NVB bit in Status Register=1 until copy complete (2–5ms, typ)}
	PAGE 4 and PA	GE 5 REGISTE	R COMMANDS	
Read Registers	Reads bytes from Tem- perature, Voltage, Sta- tus and ID Registers.	B2h <addr (60h–63h, 77h–78h, 80h–83h)></addr 	RX	<read data=""></read>
Reset Cycle Counter	Resets cycle counter register to zero.	B8h	ldle	{NVB bit in Status Register=1 until copy complete (2–5ms, typ)}
Increment Cycle Counter	Increments the value in the cycle counter register.	B5h	Idle	{NVB bit in Status Register=1 until copy complete (2–5ms, typ)}
Convert V	Initiates battery voltage A/D conversion.	B4h	Idle	{ADB bit in Status Register=1 until conversion complete}
Convert T	Initiates temperature conversion.	D2h	Idle	{TB bit in Status Register=1 until conversion complete}

NOTES:

1. Temperature conversion takes up to 1000 ms.

2. A/D conversion takes up to 10 ms.

3. Temperature and A/D conversions cannot take place simultaneously.

READ/WRITE TIME SLOTS

DS2436 data is read and written through the use of time slots to manipulate bits and a command word to specify the transaction.

Write Time Slots

A write time slot is initiated when the host pulls the data line from a high logic level to a low logic level. There are two types of write time slots: Write One time slots and Write Zero time slots. All write time slots must be a minimum of $60 \,\mu s$ in duration with a minimum of a 1 μs recovery time between individual write cycles.

The DS2436 samples the I/O line in a window of 15 μ s to 60 μ s after the I/O line falls. If the line is high, a Write One occurs. If the line is low, a Write Zero occurs (see Figure 9).

For the host to generate a Write One time slot, the data line must be pulled to a logic low level and then released, allowing the data line to pull up to a high level within 15 μ s after the start of the write time slot.

For the host to generate a Write Zero time slot, the data line must be pulled to a logic low level and remain low for the duration of the write time slot.

Read Time Slots

The host generates read time slots when data is to be read from the DS2436. A read time slot is initiated when the host pulls the data line from a logic high level to logic low level. The data line must remain at a low logic level for a minimum of 1 μ s; output data from the DS2436 is then valid for the next 14 μ s maximum. The host therefore must stop driving the I/O pin low in order to read its state 15 μ s from the start of the read slot (see Figure 9). By the end of the read time slot, the I/O pin will pull back high via the external pull–up resistor. All read time slots must be a minimum of 60 μ s in duration with a minimum recovery time of 1 μ s between individual read slots.

Figure 10 shows that the sum of T_{INIT} , T_{RC} , and T_{SAMPLE} must be less than 15 μ s. Figure 11 shows that system timing margin is maximized by keeping T_{INIT} and T_{RC} as small as possible and by locating the master sample time towards the end of the 15 μ s period.

INITIALIZATION PROCEDURE "RESET AND PRESENCE PULSES" Figure 8





READ/WRITE TIMING DIAGRAM Figure 9

043098 18/22

DETAILED MASTER READ "1" TIMING Figure 10



RECOMMENDED MASTER READ "1" TIMING Figure 11



Related Application Notes

The following Application Notes (AN) can be applied to the DS2436. These notes can be obtained from the Dallas Semiconductor "Application Note Book", via our website at http://www.dalsemi.com/, or through our faxback service at (972) 371–4441.

Application Note 27: "Understanding and Using Cyclic Redundancy Checks with Dallas Semiconductor Touch Memory Products"

Application Note 55: "Extending the Contact Range of Touch Memories"

Application Note 74: "Reading and Writing Touch Memories via Serial Interfaces"

Application Note 104: "Minimalist Temperature Control Demo"

Application Note 105: "High Resolution Temperature Measurement with Dallas Direct-to-Direct Temperature Sensors"

Application Note 106: "Complex MicroLANs"

Application Note 108: "MicroLAN - In the Long Run"

Application Note 110: "NiCdlNiMH Intelligent Battery System Reference Design"

Sample 1-Wire subroutines that can be used in conjunction with AN74 can be downloaded from the website.

DS2436

ABSOLUTE MAXIMUM RATINGS* Voltage on V_{DD}, Relative to Ground Voltage on any other pin relative to Ground Operating Temperature Storage Temperature Soldering Temperature

-0.3V to +12V -0.3V to +7V -40°C to +85°C -55°C to +125°C 260°C for 10 seconds

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (-40°C to +85°C; V _{DD} =2.7V to							' to 10.0V
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V _{DD}		2.7		10	V	
Data Pin	DQ		-0.3		+5.5	V	

DC ELECTRICAL CHARACTERISTICS					+85°C; \	/ _{DD} =2.7∖	' to 10.0V
PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS	NOTES
Temperature Accuracy (=T _{ACTUAL} – T _{MEASURED})		T _A =-40°C to +85°C range			±2	°C	
Input Logic High	VIH		2.2		5.5	V	
Input Logic Low	VIL		-0.3		+0.8	V	
Output Sink Current	١L	V _{DQ} =0.4V	-4.0			mA	
Standby Current	I _{DD}	Standby			20	μΑ	
		Active (Temperature, Voltage Conversions, EEPROM writes)			1.5	mA	1
Input Resistance	RI	DQ line in a high impedance state and I _{DQ} =0		500		ΚΩ	

043098 20/22

BATTERY VOLTAGE MONITOR

PARAMETER	SYMBOL	CONDITION	MIN	ТҮР	MAX	UNITS	NOTES
Resolution					10	bits	
Input Voltage Range			0		10.0	V	2
Total Error		2.7V ≤ VDD ≤ 10V		±10	±50	mV	
Conversion Time					10	ms	
No Missing Code Temperature Range			-40		+85	°C	
Monotonicity			Guaranteed				

AC ELECTRICAL CHARACTERISTICS: 1-WIRE INTERFACE

(-40°C to +85°C; V_{DD}=2.7V to 10.0V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Temperature Conversion Time	t _{CONV}		500	1000	ms	
Time Slot	t _{SLOT}	60		120	μs	
Recovery Time	t _{REC}	1			μs	
Write 0 Low Time	t _{LOW0}	60		120	μs	
Write 1 Low Time	t _{LOW1}	1		15	μs	
Read Data Valid	t _{RDV}			15	μs	
Reset Time High	t _{RSTH}	480			μs	
Reset Time Low	t _{RSTL}	480		960	μs	
Presence Detect High	t _{PDHIGH}	15		60	μs	
Presence Detect Low	tPDLOW	60		240	μs	
Capacitance	C _{IN/OUT}			25	pF	

NOTES:

- 1. Voltage A/D conversions and temperature conversions may not take place simultaneously.
- Voltage may be measured below 2.7 volts, but accuracy degrades in a manner to be determined by characterization. If parasite powered (V_{DD} = 0V), only the "Read ROM" function is a available.

1-WIRE WRITE ONE TIME SLOT



1-WIRE WRITE ZERO TIME SLOT



1-WIRE READ ZERO TIME SLOT



1-WIRE RESET PULSE



043098 22/22