


# DS5001FP 128K Soft Microprocessor Chip

#### **FEATURES**

- 8051 compatible microprocessor adapts to its task
  - Accesses up to 128K bytes of nonvolatile SRAM
  - In-system programming via on-chip serial port
  - Can modify its own program or data memory
  - Accesses memory on a separate Byte-wide bus
  - Performs CRC–16 check of NV RAM memory
  - Decodes memory and peripheral chip enables
- Crashproof Operation
  - Maintains all nonvolatile resources for over 10 years
  - Power-fail Reset
  - Early Warning Power-fail Interrupt
  - Watchdog Timer
  - Lithium backs user SRAM for program/data storage
  - Precision band–gap reference for power monitor
- Fully 8051 Compatible
  - 128K bytes scratchpad RAM
  - Two timer/counters
  - On-chip serial port
  - 32 parallel I/O port pins
- Software Security Available with DS5002FP Secure Microprocessor

#### PIN ASSIGNMENT



#### **DESCRIPTION**

The DS5001FP is an 8051 compatible microprocessor based on nonvolatile RAM technology. It is designed for systems that need large quantities of nonvolatile memory. Like its predecessor the DS5000(T), the DS5001FP is substantially more flexible than a standard 8051. It provides full compatibility with the 8051 instruction set, timers, serial port, and parallel I/O ports. By using NV RAM instead of ROM, the user can pro-

gram, then reprogram the microprocessor while in—system. The application software can even change its own operation. This allows frequent software upgrades, adaptive programs, customized systems, etc. In addition, by using NV SRAM, the DS5001FP is ideal for data logging applications. It also connects easily to a Dallas Real Time Clock for time stamp and date.

The DS5001FP provides the benefits of NV RAM without using I/O resources. It uses a non–multiplexed Byte–wide address and data bus for memory access. This bus can perform all memory access and provides decoded chip enables for SRAM. This leaves the 32 I/O port pins free for application use. The DS5001FP uses ordinary SRAM and battery backs the memory contents with an external lithium cell. Data is maintained for over 10 years at room temperature with a very small lithium cell. A DS5001FP also provides crashproof operation in portable systems or systems with unreliable power. These features include the ability to save the operating state, Power–fail Reset, Power–fail Interrupt, and Watchdog Timer.

A user loads programs into the DS5001FP via its onchip Serial Bootstrap Loader. This function supervises the loading of software into NV RAM, validates it, then becomes transparent to the user. Software can be stored in multiple 32K or one 128K byte CMOS SRAM(s). Using its internal Partitioning, the DS5001FP can divide a common RAM into user selectable program and data segments. This Partition can be selected at program loading time, but can be modified anytime later. The microprocessor will decode memory access to the SRAM, access memory via its Byte—wide bus and write—protect the memory portion designated as ROM. Combining program and data storage in one device saves board space and cost.

The DS5001FP offers several bank switches for access to even more memory. In addition to the primary data area of 64K bytes, a peripheral selector creates a se-

cond 64K byte data space with four accompanying chip enables. This area can be used for memory mapped peripherals or more data storage. The DS5001FP can also use its Expanded bus on Ports 0 and 2 (like an 8051) to access an additional 64K bytes of data space. Lastly, the DS5001FP provides one additional bank switch that changes up to 60K bytes of the NV RAM program space into data memory. Thus with a small amount of logic, the DS5001 accesses up to 252K bytes of data memory.

For a user that wants a pre–constructed module using the DS5001FP, RAM, lithium cell, and a real time clock; the DS2251T is available and described in separate data sheet. More details are also contained in the User's Guide section of the Secure Microcontroller Data Book. For users that desire software security, the DS5002FP is functionally identical to the DS5001FP but provides the best firmware security available.


#### ORDERING INFORMATION

The following devices are available as standard products from Dallas Semiconductor:

PART#	DESCRIPTION
DS5001FP-16	80-pin QFP Max. clock speed 16 MHz, 0°C to +75°C operation

Operating information is contained in the User's Guide section of the Secure Microcontroller Data Book. This data sheet provides ordering information, pinout, and electrical specifications.

# DS5001FP BLOCK DIAGRAM Figure 1



# **PIN DESCRIPTION**

FIN DESCRIP	
PIN	DESCRIPTION
11, 9, 7, 5, 1, 79, 77, 75	<b>P0.0 – P0.7.</b> General purpose I/O Port 0. This port is open–drain and can not drive a logic 1. It requires external pull–ups. Port 0 is also the multiplexed Expanded Address/Data bus. When used in this mode, it does not require pull–ups.
15, 17, 19, 21, 25, 27, 29, 31	P1.0 – P1.7. General purpose I/O Port 1.
49, 50, 51, 56, 58, 60, 64, 66	<b>P2.0 – P2.7.</b> General purpose I/O Port 2. Also serves as the MSB of the address in expanded memory accesses, and as pins of the RPC mode when used.
36	<b>P3.0 RXD.</b> General purpose I/O port pin 3.0. Also serves as the receive signal for the on board UART. This pin should <u>NOT</u> be connected directly to a PC COM port.
38	<b>P3.1 TXD.</b> General purpose I/O port pin 3.1. Also serves as the transmit signal for the on board UART. This pin should <u>NOT</u> be connected directly to a PC COM port.
39	P3.2 INTO. General purpose I/O port pin 3.2. Also serves as the active low External Interrupt 0.
40	<b>P3.3</b> INT1. General purpose I/O port pin 3.3. Also serves as the active low External Interrupt 1.
41	<b>P3.4 T0.</b> General purpose I/O port pin 3.4. Also serves as the Timer 0 input.
44	P3.5 T1. General purpose I/O port pin 3.5. Also serves as the Timer 1 input.
45	<b>P3.6</b> WR. General purpose I/O port pin. Also serves as the write strobe for Expanded bus operation.
46	<b>P3.7 RD.</b> General purpose I/O port pin. Also serves as the read strobe for Expanded bus operation.
34	<b>RST</b> – Active high reset input. A logic 1 applied to this pin will activate a reset state. This pin is pulled down internally so this pin can be left unconnected if not used. An RC power–on reset circuit is not needed and is <u>NOT</u> recommended.
68	PSEN – Program Store Enable. This active low signal is used to enable an external program memory when using the Expanded bus. It is normally an output and should be unconnected if not used. PSEN also is used to invoke the Bootstrap Loader. At this time, PSEN will be pulled down externally. This should only be done once the DS5001FP is already in a reset state. The device that pulls down should be open drain since it must not interfere with PSEN under normal operation.
70	<b>ALE</b> – Address Latch Enable. Used to de–multiplex the multiplexed Expanded Address/Data bus on Port 0. This pin is normally connected to the clock input on a '373 type transparent latch.
47, 48	<b>XTAL2, XTAL1.</b> Used to connect an external crystal to the internal oscillator. XTAL1 is the input to an inverting amplifier and XTAL2 is the output.
52	GND – Logic ground.
13	V <sub>CC</sub> - +5V.
12	$ \begin{array}{l} \textbf{V}_{CCO} - \textbf{V}_{CC} \text{ Output. This is switched between } \textbf{V}_{CC} \text{ and } \textbf{V}_{LI} \text{ by internal circuits based on the level of } \textbf{V}_{CC}. \text{ When power is above the lithium input, power will be drawn from } \textbf{V}_{CC}. \text{ The lithium cell remains isolated from a load. When } \textbf{V}_{CC} \text{ is below } \textbf{V}_{LI}, \text{ the } \textbf{V}_{CCO} \text{ switches to the } \textbf{V}_{LI} \text{ source. } \textbf{V}_{CCO} \text{ should be connected to the } \textbf{V}_{CC} \text{ pin of an SRAM.} \end{array} $
54	$V_{LI}$ – Lithium Voltage Input. Connect to a lithium cell greater than $V_{LImin}$ and no greater than $V_{LImax}$ as shown in the electrical specifications. Nominal value is +3V.

PIN	DESCRIPTION
53, 16, 8, 18, 80, 76, 4, 6, 20, 24, 26, 28, 30, 33, 35, 37	<b>BA15 – 0.</b> Byte–wide Address bus bits 15–0. This bus is combined with the non–multiplexed data bus (BD7–0) to access NV SRAM. Decoding is performed using CE1 through CE4. Therefore, BA15 is not actually needed except for monitoring and debugging. Read/write access is controlled by R/W. BA14–0 connect directly to an 8K, 32K, or 128K SRAM. If an 8K RAM is used, BA13 and BA14 will be unconnected. If a 128K SRAM is used, the micro converts CE2 and CE3 to serve as A16 and A15 respectively.
71, 69, 67, 65, 61, 59, 57, 55	<b>BD7 – 0.</b> Byte–wide Data bus bits 7–0. This 8 bit bi–directional bus is combined with the non–multiplexed address bus (BA14–0) to access NV SRAM. BD7–0 connect directly to an SRAM, and optionally to a Real Time Clock or other peripheral.
10	<b>R</b> — Read/Write. This signal provides the write enable to the SRAMs on the Byte—wide bus. It is controlled by the memory map and Partition. The blocks selected as Program (ROM) will be write protected.
74	<b>CE1</b> – Chip Enable 1. This is the primary decoded chip enable for memory access on the Byte—wide bus. It connects to the chip enable input of one SRAM. CE1 is lithium backed. It will remain in a logic high inactive state when V <sub>CC</sub> falls below V <sub>LI</sub> .
72	<b>CE1N</b> – Non battery backed version of chip enable 1. This can be used with a 32K byte EPROM. It should not be used with a battery backed chip.
2	CE2 – Chip Enable 2. This chip enable is provided to access a second 32K block of memory. It connects to the chip enable input of one SRAM. When MSEL=0, the micro converts CE2 into A16 for a 128K x 8 SRAM. CE2 is lithium backed and will remain at a logic high when V <sub>CC</sub> falls below V <sub>LI</sub> .
63	CE3 – Chip Enable 3. This chip enable is provided to access a third 32K block of memory. It connects to the chip enable input of one SRAM. When MSEL=0, the micro converts CE3 into A15 for a 128K x 8 SRAM. CE3 is lithium backed and will remain at a logic high when V <sub>CC</sub> falls below V <sub>LI</sub> .
62	CE4 − Chip Enable 4. This chip enable is provided to access a fourth 32K block of memory. It connects to the chip enable input of one SRAM. When MSEL=0, this signal is unused. CE4 is lithium backed and will remain at a logic high when V <sub>CC</sub> falls below V <sub>LI</sub> .
78	PE1 – Peripheral Enable 1. Accesses data memory between addresses 0000h and 3FFFh when the PES bit is set to a logic 1. Commonly used to chip enable a Byte–wide Real Time Clock such as the DS1283. PE1 is lithium backed and will remain at a logic high when V <sub>CC</sub> falls below V <sub>LI</sub> . Connect PE1 to battery backed functions only.
3	<b>PE2</b> – Peripheral Enable 2. Accesses data memory between addresses 4000h and 7FFFh when the PES bit is set to a logic 1. PE2 is lithium backed and will remain at a logic high when V <sub>CC</sub> falls below V <sub>LI</sub> . Connect PE2 to battery backed functions only.
22	$\overline{\text{PE3}}$ – Peripheral Enable 3. Accesses data memory between addresses 8000h and BFFFh when the PES bit is set to a logic 1. $\overline{\text{PE3}}$ is not lithium backed and can be connected to any type of peripheral function. If connected to a battery backed chip, it will need additional circuitry to maintain the chip enable in an inactive state when $V_{CC} < V_{LI}$ .
23	$\label{eq:peripheral}                                    $
32	<b>PROG</b> – Invokes the Bootstrap Loader on a falling edge. This signal should be debounced so that only one edge is detected. If connected to ground, the micro will enter Bootstrap loading on power up. This signal is pulled up internally.
42	

PIN	DESCRIPTION
43	$\overline{\textbf{PF}}$ – This output goes to a logic 0 to indicate that the micro has switched to lithium backup. This corresponds to $V_{CC} < V_{LI}$ . Because the micro is lithium backed, this signal is guaranteed even when $V_{CC}$ =0V. The normal application of this signal is to control lithium powered current to isolate battery backed functions from non–battery backed functions.
14	<b>MSEL</b> – Memory select. This signal controls the memory size selection. When MSEL= +5V, the DS5001FP expects to use 32K x 8 SRAMs. When MSEL = 0V, the DS5001FP expects to use a 128K x 8 SRAM. MSEL must be connected regardless of Partition, Mode, etc.
73	NC – Do not connect.

#### **INSTRUCTION SET**


The DS5001FP executes an instruction set that is object code compatible with the industry standard 8051 microcontroller. As a result, software development packages such as assemblers and compilers that have been written for the 8051 are compatible with the DS5001FP. A complete description of the instruction set and operation are provided in the User's Guide section of the Secure Microcontroller Data Book.

Also note that the DS5001FP is embodied in the DS2251T module. The DS2251T combines the DS5001FP with between 32K and 128K of SRAM, a lithium cell, and a real time clock. This is packaged in a 72–pin SIMM module.


#### **MEMORY ORGANIZATION**

Figure 2 illustrates the memory map accessed by the DS5001FP. The entire 64K of program and 64K of data are potentially available to the Byte-wide bus. This preserves the I/O ports for application use. The user controls the portion of memory that is actually mapped to the Byte-wide bus by selecting the Program Range and Data Range. Any area not mapped into the NV RAM is reached via the Expanded bus on Ports 0 and 2. An alternate configuration allows dynamic Partitioning of a 64K space as shown in Figure 3. Selecting PES=1 provides another 64K of potential data storage or memory mapped peripheral space as shown in Figure 4. These selections are made using Special Function Registers. The memory map and its controls are covered in detail in the User's Guide section of the Secure Microcontroller Data Book.

# DS5001FP MEMORY MAP IN NON-PARTITIONABLE MODE (PM=1) Figure 2



# DS5001FP MEMORY MAP IN PARTITIONABLE MODE (PM=0) Figure 3



NOTE: Partitionable mode is not supported when MSEL pin = 0 (128KB mode).

# DS5001FP MEMORY MAP WITH PES=1 Figure 4





Figure 5 illustrates a typical memory connection for a system using a 128K byte SRAM. Note that in this configuration, both program and data are stored in a common RAM chip Figure 6 shows a similar system with us-

ing two 32K byte SRAMs. The Byte–wide Address bus connects to the SRAM address lines. The bi–directional Byte–wide data bus connects the data I/O lines of the SRAM.

# DS5001FP CONNECTION TO 128K X 8 SRAM Figure 5



#### DS5001FP 32K x 8 SRAM 12 28 10 WE R/W CS 20 CE1 LITHIUM CE2 OE A14-A0 Þ PORT0 BA14-BA0 D7-D0 GND BD7-BD0 32K x 8 SRAM 52 MSEL GND 28 $V_{\text{CC}}$ 27 WE 20 CS ŌE A14-A0 D7-D0 GND

#### DS5001FP CONNECTION TO 64K X 8 SRAM Figure 6

#### **POWER MANAGEMENT**

The DS5001FP monitors  $V_{CC}$  to provide Power–fail Reset, early warning Power–fail Interrupt, and switch over to lithium backup. It uses an internal band–gap reference in determining the switch points. These are called  $V_{PFW}$ ,  $V_{CCMIN}$ , and  $V_{LI}$  respectively. When  $V_{CC}$  drops below  $V_{PFW}$ , the DS5001FP will perform an interrupt vector to location 2Bh if the power fail warning was enabled. Full processor operation continues regardless. When power falls further to  $V_{CCMIN}$ , the DS5001FP invokes a reset state. No further code execution will be performed unless power rises back above  $V_{CCMIN}$ . All decoded chip enables and the  $R/\overline{W}$  signal go to an inactive (logic 1) state.  $V_{CC}$  is still the power source at this time. When  $V_{CC}$  drops further to below  $V_{LI}$ , internal cir-

cuitry will switch to the lithium cell for power. The majority of internal circuits will be disabled and the remaining nonvolatile states will be retained. Any devices connected to  $V_{\rm CCO}$  will be powered by the lithium cell at this time.  $V_{\rm CCO}$  will be at the lithium battery voltage less a diode drop. This drop will vary depending on the load. Low power SRAMs should be used for this reason. When using the DS5001FP, the user must select the appropriate battery to match the RAM data retention current and the desired backup lifetime. Note that the lithium cell is only loaded when  $V_{\rm CC}$  <  $V_{\rm LI}$ . The User's Guide has more information on this topic. The trip points  $V_{\rm CCMIN}$  and  $V_{\rm PFW}$  are listed in the electrical specifications.

ABSOLUTE MAXIMUM RATINGS\*
Voltage on Any Pin Relative to Ground
Operating Temperature
Storage Temperature
Soldering Temperature -0.3V to +7.0V 0°C to 70°C -40°C to +70°C 260°C for 10 seconds

# **DC CHARACTERISTICS**

 $(t_A=0^{\circ}C \text{ to } 70^{\circ}C; V_{CC}=5V \pm 10\%)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Low Voltage	V <sub>IL</sub>	-0.3		+0.8	V	1
Input High Voltage	V <sub>IH1</sub>	2.0		V <sub>CC</sub> +0.3	V	1
Input High Voltage (RST, XTAL1, PROG)	V <sub>IH2</sub>	3.5		V <sub>CC</sub> +0.3	V	1
Output Low Voltage @ I <sub>OL</sub> =1.6 mA (Ports 1, 2, 3, PF)	V <sub>OL1</sub>		0.15	0.45	V	1, 11
Output Low Voltage @ I <sub>OL</sub> =3.2 mA (Port 0, ALE, PSEN, BA15-0, BD7-0, R/W, CE1N, CE1-4, PE1-4, V <sub>RST</sub> )	V <sub>OL2</sub>		0.15	0.45	V	1
Output High Voltage @ I <sub>OH</sub> =-80 μA (Ports 1, 2, 3)	V <sub>OH1</sub>	2.4	4.8		V	1
Output High Voltage @ I <sub>OH</sub> =–400 μA (Ports 0, ALE, PSEN, PF, BA15–0, BD7–0, R/W, CE1N, CE1–4, PE1–4)	V <sub>OH2</sub>	2.4	4.8		V	1
Input Low Current V <sub>IN</sub> =0.45V (Ports 1, 2, 3)	I <sub>IL</sub>			-50	μΑ	
Transition Current; 1 to 0 V <sub>IN</sub> =2.0V (Ports 1, 2, 3) (0°C to 70°C)	I <sub>TL</sub>			-500	μА	
Transition Current; 1 to 0 V <sub>IN</sub> =2.0V (Ports 1, 2, 3) (-40°C to +85°C)	I <sub>TL</sub>			-600	μА	10

<sup>\*</sup> This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

# DC CHARACTERISTICS (cont'd)

(t<sub>A</sub>=0°C to 70°C;  $V_{CC}$ =5V  $\pm$  10%)


PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current 0.45 < V <sub>IN</sub> < V <sub>CC</sub> (Port 0, MSEL)	I <sub>IL</sub>			±10	μА	
RST Pull–down Resistor (0°C to 70°C)	R <sub>RE</sub>	40		150	ΚΩ	
RST Pull–down Resistor (–40°C to +85°C)	R <sub>RE</sub>	40		180	ΚΩ	10
VRST Pull-up Resistor	R <sub>VR</sub>		4.7		ΚΩ	
PROG Pull-up Resistor	R <sub>PR</sub>		40		ΚΩ	
Power–Fail Warning Voltage (0°C to 70°C)	V <sub>PFW</sub>	4.25	4.37	4.50	V	1
Power–Fail Warning Voltage (–40°C to +85°C)	V <sub>PFW</sub>	4.1	4.37	4.5	V	1, 10
Minimum Operating Voltage (0°C to 70°C)	V <sub>CCMIN</sub>	4.00	4.12	4.25	V	1
Minimum Operating Voltage (–40°C to +85°C)	V <sub>CCMIN</sub>	3.85	4.09	4.25	V	1, 10
Lithium Supply Voltage	V <sub>LI</sub>	2.5		4.0	V	1
Operating Current @ 16 MHz	Icc			36	mA	2
Idle Mode Current @ 12 MHz (0°C to 70°C)	I <sub>IDLE</sub>			7.0	mA	3
Idle Mode Current @ 12 MHz (-40°C to +85°C)	I <sub>IDLE</sub>			8.0	mA	3, 10
Stop Mode Current	I <sub>STOP</sub>			80	μΑ	4
Pin Capacitance	C <sub>IN</sub>			10	pF	5
Output Supply Voltage (V <sub>CCO</sub> )	V <sub>CCO1</sub>	V <sub>CC</sub> -0.35			V	1, 2
Output Supply Battery–backed Mode (V <sub>CCO</sub> , CE1–4, PE1–2) (0°C to 70°C)	V <sub>CCO2</sub>	V <sub>LI</sub> -0.65			V	1, 8
Output Supply Battery–backed Mode (V <sub>CCO</sub> , CE1–4, PE1–2) (–40°C to +85°C)	V <sub>CCO2</sub>	V <sub>LI</sub> -0.9			V	1, 8, 10
Output Supply Current  @ V <sub>CCO</sub> =V <sub>CC</sub> - 0.3V	I <sub>CCO1</sub>			75	mA	6
Lithium-backed Quiescent Current	ILI		5	75	nA	7
Reset Trip Point in Stop Mode w/BAT=3.0V (0°C to 70°C) w/BAT=3.0V (-40°C to +85°C) w/BAT=3.3V (0°C to 70°C)		4.0 3.85 4.4		4.25 4.25 4.65		1 1, 10 1


# AC CHARACTERISTICS EXPANDED BUS MODE TIMING SPECIFICATIONS

(t<sub>A</sub>=0°C to70°C; V<sub>CC</sub>=5V <u>+</u> 10%)

	ANDED BUS MODE TIMING SPECIFIC			CC=5V <u>+</u> 10%	
#	PARAMETER	SYMBOL	MIN	MAX	UNITS
1	Oscillator Frequency	1/t <sub>CLK</sub>	1.0	16	MHz
2	ALE Pulse Width	t <sub>ALPW</sub>	2t <sub>CLK</sub> -40		ns
3	Address Valid to ALE Low	t <sub>AVALL</sub>	t <sub>CLK</sub> -40		ns
4	Address Hold After ALE Low	t <sub>AVAAV</sub>	t <sub>CLK</sub> -35		ns
5	ALE Low to Valid Instr. In @12 MHz @16 MHz	t <sub>ALLVI</sub>		4t <sub>CLK</sub> -150 4t <sub>CLK</sub> -90	ns
6	ALE Low to PSEN Low	t <sub>ALLPSL</sub>	t <sub>CLK</sub> -25		ns
7	PSEN Pulse Width	t <sub>PSPW</sub>	3t <sub>CLK</sub> -35		ns
8	PSEN Low to Valid Instr. In @12 MHz @16 MHz	t <sub>PSLVI</sub>		3t <sub>CLK</sub> -150 3t <sub>CLK</sub> -90	ns ns
9	Input Instr. Hold after PSEN Going High	t <sub>PSIV</sub>	0		ns
10	Input Instr. Float after PSEN Going High	t <sub>PSIX</sub>		t <sub>CLK</sub> -20	ns
11	Address Hold after PSEN Going High	t <sub>PSAV</sub>	t <sub>CLK</sub> -8		ns
12	Address Valid to Valid Instr. In @12 MHz @16 MHz	t <sub>AVVI</sub>		5t <sub>CLK</sub> -150 5t <sub>CLK</sub> -90	ns ns
13	PSEN Low to Address Float	t <sub>PSLAZ</sub>	0		ns
14	RD Pulse Width	t <sub>RDPW</sub>	6t <sub>CLK</sub> -100		ns
15	WR Pulse Width	t <sub>WRPW</sub>	6t <sub>CLK</sub> -100		ns
16	RD Low to Valid Data In @12 MHz @16 MHz	t <sub>RDLDV</sub>		5t <sub>CLK</sub> -165 5t <sub>CLK</sub> -105	ns ns
17	Data Hold after RD High	t <sub>RDHDV</sub>	0		ns
18	Data Float after RD High	t <sub>RDHDZ</sub>		2t <sub>CLK</sub> -70	ns
19	ALE Low to Valid Data In @12 MHz @16 MHz	t <sub>ALLVD</sub>		8t <sub>CLK</sub> -150 8t <sub>CLK</sub> -90	ns ns
20	Valid Addr. to Valid Data In @12 MHz @16 MHz	t <sub>AVDV</sub>		9t <sub>CLK</sub> -165 9t <sub>CLK</sub> -105	ns ns
21	ALE Low to RD or WR Low	t <sub>ALLRDL</sub>	3t <sub>CLK</sub> -50	3t <sub>CLK</sub> +50	ns
22	Address Valid to RD or WR Low	t <sub>AVRDL</sub>	4t <sub>CLK</sub> -130		ns
23	Data Valid to WR Going Low	t <sub>DVWRL</sub>	t <sub>CLK</sub> -60		ns
24	Data Valid to WR High @12 MHz @16 MHz	t <sub>DVWRH</sub>	7t <sub>CLK</sub> -150 7t <sub>CLK</sub> -90		ns ns
25	Data Valid after WR High	t <sub>WRHDV</sub>	t <sub>CLK</sub> -50		ns
26	RD Low to Address Float	t <sub>RDLAZ</sub>		0	ns
27	RD or WR High to ALE High	t <sub>RDHALH</sub>	t <sub>CLK</sub> -40	t <sub>CLK</sub> +50	ns


# **EXPANDED PROGRAM MEMORY READ CYCLE**





021998 14/25

# **EXPANDED DATA MEMORY WRITE CYCLE**




# AC CHARACTERISTICS (cont'd) EXTERNAL CLOCK DRIVE

 $(t_A = 0^{\circ}C \text{ to} 70^{\circ}C; V_{CC} = 5V \pm 10\%)$ 

#	PARAMETER		SYMBOL	MIN	MAX	UNITS
28	External Clock High Time	@12 MHz @16 MHz	<sup>t</sup> CLKHPW	20 15		ns ns
29	External Clock Low Time	@12 MHz @16 MHz	t <sub>CLKLPW</sub>	20 15		ns ns
30	External Clock Rise Time	@12 MHz @16 MHz	t <sub>CLKR</sub>		20 15	ns ns
31	External Clock Fall Time	@12 MHz @16 MHz	<sup>†</sup> CLKF		20 15	ns ns

# **EXTERNAL CLOCK TIMING**




# AC CHARACTERISTICS (cont'd) POWER CYCLING TIMING

 $(t_A = 0^{\circ}C \text{ to}70^{\circ}C; V_{CC} = 5V \pm 10\%)$ 

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
32	Slew Rate from V <sub>CCmin</sub> to V <sub>LI</sub>	t <sub>F</sub>	130		μs
33	Crystal Start-up Time	t <sub>CSU</sub>		(note 9)	
34	Power-On Reset Delay	t <sub>POR</sub>		21504	t <sub>CLK</sub>

# **POWER CYCLE TIMING**




# AC CHARACTERISTICS (cont'd) SERIAL PORT TIMING – MODE 0

 $(t_A = 0^{\circ}C \text{ to} 70^{\circ}C; V_{CC} = 5V \pm 10\%)$ 

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
35	Serial Port Clock Cycle Time	tspclk	12t <sub>CLK</sub>		μs
36	Output Data Setup to Rising Clock Edge	t <sub>DOCH</sub>	10t <sub>CLK</sub> -133		ns
37	Output Data Hold after Rising Clock Edge	t <sub>CHDO</sub>	2t <sub>CLK</sub> -117		ns
38	Clock Rising Edge to Input Data Valid	t <sub>CHDV</sub>		10t <sub>CLK</sub> -133	ns
39	Input Data Hold after Rising Clock Edge	t <sub>CHDIV</sub>	0		ns

# **SERIAL PORT TIMING - MODE 0**




# AC CHARACTERISTICS BYTEWIDE ADDRESS/DATA BUS TIMING

 $(t_A = 0^{\circ}C \text{ to}70^{\circ}C; V_{CC} = 5V \pm 10\%)$ 

		(tA = 0 0 to 10 0, VCC = 0 V ± 10 /			
#	PARAMETER	SYMBOL	MIN	MAX	UNITS
40	Delay to Byte—wide Address Valid from CE1, CE2 or CE1N Low During Opcode Fetch	t <sub>CE1LPA</sub>		30	ns
41	Pulse Width of CE1-4, PE1-4 or CE1N	t <sub>CEPW</sub>	4t <sub>CLK</sub> -35		ns
42	Byte-wide Address Hold After CE1, CE2 or CE1N High During Opcode Fetch	t <sub>CE1HPA</sub>	2t <sub>CLK</sub> -20		ns
43	Byte-wide Data Setup to CE1, CE2 or CE1N High During Opcode Fetch	t <sub>OVCE1H</sub>	1t <sub>CLK</sub> +40		ns
44	Byte-wide Data Hold After CE1, CE2 or CE1N High During Opcode Fetch	t <sub>CE1HOV</sub>	10		ns
45	Byte-wide Address Hold After CE1-4, PE1-4, or CE1N High During MOVX	t <sub>CEHDA</sub>	4t <sub>CLK</sub> -30		ns
46	Delay from Bytewide Address Valid CE1–4, PE1–4, or CE1N Low During MOVX	<sup>†</sup> CELDA	4t <sub>CLK</sub> –35		ns
47	Bytewide Data Setup to CE1-4, PE1-4, or CE1N High During MOVX (read)	t <sub>DACEH</sub>	1t <sub>CLK</sub> +40		ns
48	Bytewide Data Hold After CE1-4, PE1-4, or CE1N High During MOVX (read)	t <sub>CEHDV</sub>	10		ns
49	Bytewide Address Valid to R/W Active During MOVX (write)	t <sub>AVRWL</sub>	3t <sub>CLK</sub> -35		ns
50	Delay from R/W Low to Valid Data Out During MOVX (write)	t <sub>RWLDV</sub>	20		ns
51	Valid Data Out Hold Time from CE1-4, PE1-4, or CE1N High	t <sub>CEHDV</sub>	1t <sub>CLK</sub> -15		ns
52	Valid Data Out Hold Time from R/W High	t <sub>RWHDV</sub>	0		ns
53	Write Pulse Width (R/W Low Time)	t <sub>RWLPW</sub>	6t <sub>CLK</sub> -20		ns

#### **BYTEWIDE BUS TIMING**



#### **RPC AC CHARACTERISTICS – DBB READ**

$(t_{\Delta} = 0^{\circ}C \text{ to} 70^{\circ}C : V_{CC} =$	: 5V +	10%)
--	--------	------

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
54	CS, A <sub>0</sub> Setup to RD	t <sub>AR</sub>	0		ns
55	CS, A <sub>0</sub> Hold After RD	t <sub>RA</sub>	0		ns
56	RD Pulse Width	t <sub>RR</sub>	160		ns
57	CS, A <sub>0</sub> to Data Out Delay	t <sub>AD</sub>		130	ns
58	RD to Data Out Delay	t <sub>RD</sub>	0	130	ns
59	RD to Data Float Delay	t <sub>RDZ</sub>		85	ns

# **RPC AC CHARACTERISTICS – DBB WRITE**

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
60	CS, A <sub>0</sub> Setup to WR	t <sub>AW</sub>	0		ns
61A	CS, Hold After WR	t <sub>WA</sub>	0		ns
61B	$A_0$ , Hold After $\overline{WR}$	t <sub>WA</sub>	20		ns
62	WR Pulse Width	t <sub>WW</sub>	160		ns
63	Data Setup to WR	t <sub>DW</sub>	130		ns
64	Data Hold After WR	t <sub>WD</sub>	20		ns

# AC CHARACTERISTICS - DMA

 $(t_A = 0^{\circ}C \text{ to} 70^{\circ}C; V_{CC} = 5V + 10\%)$ 

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
65	DACK to WR or RD	t <sub>ACC</sub>	0		ns
66	RD or WR to DACK	t <sub>CAC</sub>	0		ns
67	DACK to Data Valid	t <sub>ACD</sub>	0	130	ns
68	RD or WR to DRQ Cleared	t <sub>CRQ</sub>		110	ns

# AC CHARACTERISTICS - PROG

 $(t_A = 0^{\circ}C \text{ to} 70^{\circ}C; V_{CC} = 5V \pm 10\%)$ 

#	PARAMETER	SYMBOL	MIN	MAX	UNITS
69	PROG Low to Active	t <sub>PRA</sub>	48		CLKS
70	PROG High to Inactive	t <sub>PRI</sub>	48		CLKS

# **RPC TIMING MODE** READ OPERATION CS OR A0 **⋖**-(54) **⋖** (55)**▶** RD (59) (57) DATA DATA VALID WRITE OPERATION CS OR A0 **4**(60)→ **(61)→** (62) WR (63) DATA DATA VALID DMA DACK RD (66) WR (65) (66) DATA VALID VALID **4**→67 DRQ

# NOTES:

All parameters apply to both commercial and industrial temperature operation unless otherwise noted.


1. All voltages are referenced to ground.


**|**(68)


- 2. Maximum operating  $I_{CC}$  is measured with all output pins disconnected; XTAL1 driven with  $t_{CLKR}$ ,  $t_{CLKF}$ =10 ns,  $V_{IL}$  = 0.5V; XTAL2 disconnected; RST = PORT0 =  $V_{CC}$ , MSEL =  $V_{SS}$ .
- 3. Idle mode  $I_{IDLE}$  is measured with all output pins disconnected; XTAL1 driven with  $t_{CLKR}$ ,  $t_{CLKF}$  = 10 ns,  $V_{IL}$  = 0.5V; XTAL2 disconnected; PORT0 =  $V_{CC}$ , RST = MSEL =  $V_{SS}$ .
- 4. Stop mode  $I_{STOP}$  is measured with all output pins disconnected; PORT0 =  $V_{CC}$ ; XTAL2 not connected; RST = MSEL = XTAL1 =  $V_{SS}$ .

- 5. Pin Capacitance is measured with a test frequency 1 MHz,  $t_A = 25$ °C.
- 6. I<sub>CCO1</sub> is the maximum average operating current that can be drawn from V<sub>CCO</sub> in normal operation.
- 7.  $I_{LI}$  is the current drawn from  $V_{LI}$  input when  $V_{CC}$  = 0V and  $V_{CCO}$  is disconnected.
- 8.  $V_{CCO2}$  is measured with  $V_{CC}$  <  $V_{LI}$ , and a maximum load of 10  $\mu$ A on  $V_{CCO}$ .
- 9. Crystal start—up time is the time required to get the mass of the crystal into vibrational motion from the time that power is first applied to the circuit until the first clock pulse is produced by the on–chip oscillator. The user should check with the crystal vendor for a worst case specification on this time.
- 10. This parameter applies to industrial temperature operation.
- 11.  $\overline{PF}$  pin operation is specified with  $V_{BAT} \ge 3.0V$ .

#### **DS50001FP CMOS MICROPROCESSOR**







C			
DIM	MILLIM	ETERS	
ым	MIN	MAX	
Α	_	3.15	
A1	0.25	-	
A2	2.55	2.87	
В	0.30	0.50	

0.13

23.70

19.90

17.40

13.90

0.65

0.23

24.10


20.10

18.10

14.10

0.95

0.80 BSC



56-G4005-001

С

D

D1

Ε

E1

#### **DATA SHEET REVISION SUMMARY**

The following represent the key differences between 11/27/95 and 07/24/96 version of the DS50001FP data sheet. Please review this summary carefully.

- 1. Change  $V_{CC02}$  specification from  $V_{LI}$  0.5 to  $V_{LI}$  0.65 (PCN F62501).
- 2. Update mechanical specifications.

The following represent the key differences between 07/24/96 and 11/19/96 version of the DS50001FP data sheet. Please review this summary carefully.

1. Change  $V_{CC01}$  from  $V_{CC}$ -0.3 to  $V_{CC}$ -0.35.

The following represent the key differences between 11/19/96 and 06/12/97 version of the DS50001FP data sheet. Please review this summary carefully.

1.  $\overline{PF}$  signal moved from  $V_{OL2}$  test specification to  $V_{OL1}$ . PCN No. (D72502)