


## Application Note 51 How to Save Data During a Power Failure Without Corrupting It

For many memory systems requiring nonvolatile memory, Dallas Semiconductor NV SRAMs offer an SRAM's ease of implementation coupled with write protection circuitry and a 10 year information storage capability. NV SRAMs automatically write protect themselves when they detect an out–of–tolerance condition (usually at 10% of  $V_{CC}$ ), making them a secure receptacle for data to be protected during a power failure.

One issue that is not addressed by the secure write protection strategy of the NV SRAM is this: what happens to the data currently being processed during a power failure? If the voltage has fallen to 10% of  $V_{CC}$ , time has already run out to perform any system house-keeping functions such as storing off data and storing the state of the microprocessor. What is required to truly address this need to "save data before write–protecting"

## memory" is a method to detect an impending power failure well before the power supply has fallen to 10% of $V_{CC}$ so that a microprocessor can perform these house-keeping functions.

One way to accomplish this task is to use a second voltage monitoring device. Dallas Semiconductor manufactures the DS1233B, a 5V-5% voltage monitor in a 3-pin TO-92 size package. This 5% monitor drives an active low reset signal,  $\overline{RST}$ , as soon as it detects an out-of-tolerance condition. This active low signal can be used as an IRQ input to a microprocessor, providing the microprocessor with an advanced warning that the power supply is falling, and giving it time to service the interrupt before the system's nonvolatile memory has been write protected. The following diagram illustrates this concept.



You might wonder of what use the time between a 5% and 10% drop in a 5V power supply could possibly be to a microprocessor. After all, don't power supplies fall rapidly when they do go through a hard failure? The answer is, yes, of course they do. But, fortunately, microprocessors can service interrupts and process information even faster. All that is required is that the system's interrupt servicing software be configured so

that it quickly identifies and services external interrupts. An example follows of how useful this time can be.

For the sake of this discussion, let's make several assumptions about the conditions that exist inside of the system in question. Let's assume:

040198 1/3

- 1. That the power supply falls quickly, taking only 300 microseconds to fall from 4.75 to 4.0 volts.
- 2. That the microprocessor in question runs at a relatively moderate clock speed of 25 MHz.
- That this microprocessor is a common 8-bit device, requiring on the order of six clocks to execute a single instruction.

With this set of givens, how many instructions should the processor be able to execute between the 5% and 10% trip points on a 5V power supply?

1/25 MHz = 40 ns clocks

six clocks/instruction = 240 ns per instruction

(4.75–4.00)/300 μs = 0.0025 V/μs

5% – 10% drop = 0.25 V; hence 5%–10% drop = 100  $\mu s$ 


100  $\mu$ s/ 240 ns per instruction = 416 instructions

Having 416 executable instructions at your disposal versus having none during a power down makes a big difference in saving 256 bytes of information or losing it, or in saving the state machine of the processor or losing it. In addition, the variables can be modified by design to give the processor even more time. The rate of fall of voltage of the power supply during a power failure can be slowed by adding capacitance. Processors requiring fewer than six clocks to execute an instruction can be

used. In any case, using a DS1233B in conjunction with your NV SRAM requirements can give you the additional time you need to execute an orderly system shutdown, without corrupting your memory or allowing your microprocessor to run out of control.

## **ORDERING INFORMATION**

DS1233B







040198 2/3

## **NV SRAM PINOUTS**

A7	1		24	V <sub>CC</sub>
A6	2		23	A8
A5	3		22	A9
A4	4	DS1220 2K X 8	21	WE
A3	5		20	OE
A2	6		19	A10
A1	7		18 📕	CE
A0	8		17	DQ7
DQ0	9		16	DQ6
DQ1	10		15	DQ5
DQ2	11		14	DQ4
GND	12		13	DQ3
A14	1		28	V <sub>CC</sub>
A12	2		27	WE
A7	3		26	A13
A6	4		25	A8
A5	5		24	A9
A4	6		23	A11
A3	7	DS1230	22	OE
A2	8	32K X 8	21	A10
A1	9		20	CE
A0	10		19	DQ7
DQ0	11		18	DQ6
DQ1	12		17	DQ5
DQ2	13		16	DQ4
GND	14		15	DQ3
	1			.,
A18 A16	2		32 31	V <sub>CC</sub> A15
A10	3		30	A17
A12	4		29	WE
A7	5		28	A13
A6	6		27	A8
A5	7		26	A9
A4	8	DS1250	25	A11
A3	9	512K X 8	24	OE
A2 A1	10 11		23 22	A10 CE
A1 11 A0 12			22	DQ7
DQ0	13		20	DQ6
DQ1	14		19	DQ5
DQ2	15		18	DQ4
GND	16		17	DQ3

NC	;	1		28	V <sub>CC</sub>
A12	2	2		27	WE
A7	7 📕	3		26	NC
A6	5	4		25	A8
A5	5	5		24	A9
A4	1	6	DS1225 8K X 8	23	A11
A3	3	7		22	OE
A2	2	8		21	A10
A1		9		20	CE
AC	) 📕	10		19	DQ7
DQC	) 📕	11		18	DQ6
DQ1		12		17	DQ5
DQ2	2	13		16	DQ4
GNE	) 📕	14		15	DQ3
NC				32	Vee
A16				32 31	V <sub>CC</sub> A15
A16			DS1245 128K X 8	30	NC
A12				29	WE
A7	5			28	A13
A6	Ē			27	A8
A5	57	,		26	A9
A4	5	3		25	A11
A3	9	Ð		24	OE
A2	1	0		23	A10
A1	1	1		22	CE
A0	1	12		21	DQ7
DQ0	1	13		20	DQ6
DQ1	1	4		19	DQ5
DQ2	1	15		18	DQ4
GND	1	16		17	DQ3

040198 3/3