INTRODUCTION
Dallas Semiconductor iButtons are designed to operate with a contact range exceeding 100 meters. The devices require a single bidirectional bus master for communication over the 1-Wire™ bus. The ideal connection between an iButton™ and its bus master is a short cable with low resistance and low capacitance. As the distance between the iButton and the bus master becomes longer, more care must be taken to ensure that the waveforms of the communication signals meet specification. The effects of cable length and lumped capacitance on two different bus master types are described as well as some guidelines for successful operation of iButtons at extended cable lengths. The two bus master types are shown in Figure 1. The open drain type with a resistor pullup uses Port 0.3 of the Dallas Semiconductor DS5000 (8051-equivalent) microcontroller as an output and Port 0.4 as an input. The COM Port type uses a DS9097 COM Port Adaptor with a computer that has an Intel 8250-equivalent UART chip to drive the line. This COM Port Adaptor is the type provided in the DS9092K iButton Starter Kit. The cable used is 22 gauge, twisted-pair telephone wire with the characteristics shown in Table 1. A single twisted-pair of conductors out of the 30-pair bundle within the cable were used for bus master evaluation (see Figure 2). The lumped capacitance measurements were made using a capacitance decade box applied in parallel with the iButton (see Figure 3). Since many different wire types may be used for interconnect, the lumped capacitance data provides some ability to estimate operating distances for alternate wire if the characteristics of that alternate wire are known. The lumped capacitance data also allows estimation of total capacitive load capability for non-wire connections and contact surfaces for a particular bus master type. The test software for the DS1991, DS1992, DS1993 and DS1994 executed a Search ROM command and read ten bytes of RAM data from each device present. The DS1990 was tested using the Read ROM command.

GENERAL GUIDELINES FOR OPERATION OVER EXTENDED DISTANCES
1-Wire Timing
The bus master writes an iButton with a minimum low time of 60 µs for a Write 0 and a maximum low time of 15 µs for a Write 1 (see Figure 4a). The bus master reads an iButton by pulling the data line low then releasing and monitoring the condition of the data line. For the iButton to signal a Read 0 time slot, it continues to hold the data line low for a minimum of 15 µs from the initial falling edge. For the iButton to signal a Read 1 time slot, it allows the data line to return high via the pullup resistor. The pullup resistor must return the data line to a logic high level within 15 µs of the initial falling edge (see Figure 4b). The recovery time between time slots must be a minimum of 1 µs. These timing values result in the highest possible data rate. (For more details on 1-Wire timing, see the Dallas Semiconductor Automatic Identification Data Book or Book of DS19xx iButton Standards).
For short cable lengths and small capacitive loads, this timing can be achieved with a pullup resistor in the 5kΩ to 10kΩ range. Using a resistor in this range maximizes design margin by providing a very small DC load to the iButton and therefore a strong logic low level to the input side of the bidirectional bus master. As cable length becomes longer, the capacitive load presented to the bus master increases and the RC time constant associated with the resistor pulling the line high after the active pulldown transistor releases begins to exceed the time slot conditions for correct operation. Using the lowest capacitance cable available will provide the greatest operating distances for a given pullup value. The twisted-pair cable that was used for testing is approximately 52 pF/m.
1–WIRE BUS MASTER TYPES Figure 1

*a) Open Drain Output with Resistor Pullup

*Substitution of other port pins that are not open drain but have active pull-ups that are aulsed on briefly may cause unreliable operation or nonfunctionality.

b) DS9097 COM port Adaptor
CABLE CHARACTERISTICS – 22 GAUGE PLASTIC INSULATED CABLE AT 25°C Table 1

<table>
<thead>
<tr>
<th>FREQ Hz</th>
<th>R ohm/km</th>
<th>L mH/km</th>
<th>G µMHO/km</th>
<th>C µF/km</th>
<th>Z₀ ohms</th>
<th>GAMMA dB</th>
<th>GAMMA deg/km</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>108</td>
<td>0.6128</td>
<td>0.000</td>
<td>0.052</td>
<td>12927</td>
<td>–J*12924</td>
<td>0.037</td>
</tr>
<tr>
<td>100</td>
<td>108</td>
<td>0.6128</td>
<td>0.006</td>
<td>0.052</td>
<td>1295</td>
<td>–J*1290</td>
<td>0.363</td>
</tr>
<tr>
<td>1k</td>
<td>108</td>
<td>0.6125</td>
<td>0.047</td>
<td>0.052</td>
<td>416</td>
<td>–J*402</td>
<td>1.130</td>
</tr>
<tr>
<td>10k</td>
<td>109</td>
<td>0.6092</td>
<td>0.405</td>
<td>0.052</td>
<td>154</td>
<td>–J*109</td>
<td>3.071</td>
</tr>
<tr>
<td>100k</td>
<td>134</td>
<td>0.5740</td>
<td>3.498</td>
<td>0.052</td>
<td>107</td>
<td>–J*19.3</td>
<td>5.426</td>
</tr>
<tr>
<td>1M</td>
<td>362</td>
<td>0.4940</td>
<td>30.192</td>
<td>0.052</td>
<td>98</td>
<td>–J*5.70</td>
<td>16.076</td>
</tr>
</tbody>
</table>

FANOUT TEST SETUP (OPEN DRAIN W/RESISTOR BUS MASTER) Figure 2
LUMPED CAPACITANCE TEST SETUP (OPEN DRAIN W/RESISTOR BUS MASTER) Figure 3

DS5000 PORT 0.3
DATA OUT

DS5000 PORT 0.4
DATA IN

5V
TWISTED-PAIR CABLE LENGTH
C=52 pF/m

DATA

GND

FANOUT=1
MAXIMUM DATA RATE 1 – WIRE TIMING Figure 4

WRITE 0 TIME SLOT

\[ t_{LOW0} \]

\[ t_{LOW0\ MIN.} = 60 \mu s \]

RECOVERY TIME
MINIMUM = 1 \( \mu \)s

WRITE 1 TIME SLOT

\[ t_{LOW1} \]

\[ t_{LOW1\ MAX.} = 15 \mu s \]

RESISTOR PULLUP
FROM BUS MASTER

ACTIVE PULLDOWN
FROM BUS MASTER

a) 1-Wire Timing – Write Time Slots

READ 0 TIME SLOT

\[ t_{RDV} \]

\[ t_{RDV\ MIN.} = 15 \mu s \]

RECOVERY TIME
MINIMUM = 1 \( \mu \)s

READ 1 TIME SLOT

\[ t_{RDV} \]

\[ t_{RDV\ MAX.} = 15 \mu s \]

RESISTOR PULLUP
FROM BUS MASTER

ACTIVE PULLDOWN
FROM BUS MASTER

b) 1-Wire Timing – Read Time Slots
Cable Length Effects on Read 1 Time Slots
The Read 1 time slot begins with an active device in the bus master pulling the line low and a resistor returning the line to a high level. A logic high level must be reached within 15 µs of the falling edge in order to meet the 1–Wire timing specification for a logical 1. If the rise time becomes too slow due to loading, the desired logical 1 will be interpreted as being a logical 0 by the input stage of the bus master (see Figure 5). The pullup resistor value in the bus master can be reduced to improve the recovery time for large capacitive loads. The lower limit of the resistor should be approximately 1150 ohms. This value is derived from the Button current sink capability of 4 mA at 0.4 volts. For a 5–volt system, the resistor will have 4.6 volts across it with 4 mA of current flowing through it resulting in a minimum value of 4.6/4 mA or 1150 ohms (see Figure 6). As this resistor value is further decreased the guaranteed noise margins for logic low levels are compromised. In general, the largest pullup resistor value that still provides sufficient operating margin at the desired distance should be used.

Additional improvement can be realized by releasing the active pullup device in the bus master as quickly as possible after the data line is driven low. The minimum amount of time that the data line must be held low by the bus master is 1 µs in order to meet the 1–Wire timing specifications. In practice the low time might be several microseconds due to the speed at which the port pin of the microcontroller or microprocessor can operate. The low time must also be sufficiently long to allow an Button at the end of a long cable to interpret the low–going pulse correctly even though it may have been degraded significantly. For the data that is presented, the bus master pullup was released 6.5 µs after it was driven low for the open drain type.

Cable Length Effects on Write 0 Time Slots
The 60 µs Write 0 time slot begins with an active device in the bus master pulling the data line low and a resistor returning the line to a high level. At least two consecutive Write 0 pulses (as in the case of the Search ROM command byte F0h) separated by the minimum 1 µs recovery time can be degraded sufficiently over a long cable length that eventually the command byte is not interpreted correctly by the Button and failure occurs. Figure 7 shows the filtering effect that the long cable can have on the recovery time. Increasing the amount of recovery time between time slots will extend the length of cable over which communication can occur. By increasing the recovery time from the 1 µs minimum to 15 µs, the worst case condition will always be determined by the Read 1 time slot and failure will occur there first. Increasing the recovery time to 15 µs will reduce the data rate slightly, from 16.3kbits/s (60 µs + 1 µs) to 13.3kbits/s (60 µs + 15 µs).

OPEN DRAIN WITH RESISTOR PULLUP
The open drain port pin 0.3 of the DS5000 microcontroller was used with pullup resistor values ranging from 1kΩ to 10kΩ. The input stage of the bus master used port 0.4 of the DS5000, which is a TTL–compatible input that sampled the data line voltage level approximately 14 µs after the line had been driven low. Each Button device type was tested and the results show that a single device of any type can be read at cable lengths exceeding 300 m with a pullup resistor value of 1kΩ. Some reduction in distance occurs as Button fanout increases, but the 1kΩ pullup can still read 30 devices at 240 m.

The lumped capacitive load that a particular resistor value can drive for a given cable length is also shown. The data indicates that the loading at long distances is directly proportional to the cable capacitance, as expected. For the DS1990 with a 1kΩ resistor, for example, the maximum 0 distance load is 16800 pF and the device also fails at just over 300 m of cable with a load of 1600 pF. The equivalent load at 300 m is (300 m) x (52 pF/m) or 15600 pF for the cable and a lumped load of 1600 pF for the cable and a lumped load of 1600 pF for a total of 17200 pF. Selecting the lowest capacitance cable available will increase the communication distance almost linearly for a given resistor value.

COM PORT BUS MASTER WITH DS9097 ADAPTOR
A second bus master type is examined which is created by attaching the DS9097 COM Port Adaptor to the RS–232 port of a 16MHz 286–class PC that has an Intel 8250–equivalent UART chip. The DS9097 COM Port Adaptor is available as a standard product from Dallas Semiconductor. The resulting bus master has the approximate characteristics of a 5 mA current source. This provides operation that is roughly equivalent to the open drain bus master with a 1.5kΩ pullup. The data confirms that the performance of the COM port bus master falls between that of the open drain bus master with a 1.0kΩ pullup resistor and the open drain bus master with a 2.2kΩ pullup resistor.

APPLICATION NOTE 55
030698 6/11
The performance of the COM port bus master was very consistent for all types of iButton devices. One difference between the microcontroller–based open drain bus master and the PC–based COM port bus master was the recovery time. The timing constraints imposed by the UART coupled with the computational performance of the PC resulted in a time slot of approximately 118 µs (8.5kbit/s data rate) which included a 58 µs recovery time. This is significantly longer than the 75 µs time slot which included a 15 µs recovery time that the DS5000 microcontroller created. The fanout and capacitive loading results for the two bus masters were similar, however, because the limiting case for both bus master types was a Read 1 time slot appearing as a Read 0 time slot due to slow rise times.

**ALTERNATE BUS MASTERS**

The simple open drain bus master or COM port bus master was quite adequate for driving several hundred meters of cable with relatively large capacitive loads and/or device fanout, but other bus masters could be developed for a specific application. The input stage of the resistor–pullup bus master is a port pin on the DS5000 which requires normal TTL input levels for correct operation. A more sophisticated non–TTL input stage may provide some additional improvement. A current source pullup or pulsed active pullup may reduce the time required to return the data line high for a Read 1 Time Slot. In general, however, active pull–ups should be scrutinized for excessive ringing caused by sharp signal transitions. Any new bus master design should be fully characterized before it is deployed into the field.

**READ 1 TIME SLOT DEGRADATION FROM CABLE LOADING**

Figure 5

Failure Mode: Pullup at Bus Master is unable to recover data line quickly enough, Read 1 Time Slot rise time increases such that it is misinterpreted by input stage of Bus Master as a Read 0 Time Slot.

Solution: Decrease pullup resistor down to a minimum of 1 kΩ to provide fastest recovery but still maintain adequate logic levels for the Bus Master input. Also minimize time that active pulldown holds data line low to provide greatest amount of time for recovery within the 15 µs Read 1 window.
DETERMINATION OF PULLUP RESISTOR VALUE

**Figure 6**

![Equivalent Circuit](image)

\[ R_{\text{PULLDOWN}} \text{ Max.} = 0.4V/4\text{ mA} = 100 \text{ ohms (from } \text{Button data sheet)} \]
\[ R_{\text{PULLUP}} \text{ Min.} = (5–0.4)/4\text{ mA} = 1150 \text{ ohms} \]

Bus Master input stage is TTL equivalent: \( V_{\text{IL}} = 0.8/V_{\text{IH}} = 2.0 \)

\( R_{\text{CABLE}} + R_{\text{CONTACT}} \) are interconnect resistances that will increase the minimum pullup resistance that will still allow correct operation. To calculate the value for \( R_{\text{PULLUP}} \) use the following equations:

\[ 0.4V = I_{\text{MAX}}(R_{\text{DATA}} + 100 + R_{\text{GND}}) \]
\[ R_{\text{PULLUP}} = 4.6V/I_{\text{MAX}} = 4.6V/[0.4V/(R_{\text{DATA}} + 100 + R_{\text{GND}})] \]

Assume \( R_{\text{DATA}} = R_{\text{GND}} = R_{\text{INTERCONNECT}} \)

\[ R_{\text{PULLUP}} = 11.5(2R_{\text{INTERCONNECT}} + 100) = 23(R_{\text{INTERCONNECT}}) + 1150 \]

With negligible interconnect resistance, \( R_{\text{PULLUP}} = 1150 \) as above.

With \( R_{\text{PULLUP}} = 4.7k\Omega \), \( R_{\text{INTERCONNECT}} \) can be a maximum of 154 ohms.

CONSECUTIVE WRITE 0 TIME SLOT DEGRADATION FROM CABLE LOADING

**Figure 7**

Failure Mode: \( \text{Button unable to recognize command byte with consecutive write 0 time slots (Search ROM=F0 hex, for example).} \)

Solution: Increase recovery time from the 1 \( \mu \text{s} \) minimum to 15 \( \mu \text{s} \) to allow data line to recover completely. This will reduce data rate slightly, but allow operation over much longer distances.
Bus Master Type = Open Drain with Resistor
Cable is 22 gauge twisted–pair

FANOUT vs. CABLE LENGTH vs. RESISTOR PULLUP

DS1990–R3*

NOTE: MAXIMUM FANOUT FOR DS1990 IS ONE.*

DS1991L–F5

DS1992/3/4L–F5

Bus Master Type = Open Drain with Resistor
Cable is 22 gauge twisted-pair
Reading One Device

CABLE LENGTH vs. CAPACITIVE LOAD vs. RESISTOR PULLUP

DS1990–R3*

DS1991L–F5

DS1992/3/4L–F5

Bus Master Type = COM Port w/ DS9097 Adapter
Cable is 22 gauge twisted-pair

**FANOUT vs. CABLE LENGTH vs. DEVICE TYPE**

- DEVICE TYPE = DS1990-R3 (max. fanout = 1)*
- DEVICE TYPE = DS1991L-F5
- DEVICE TYPE = DS1992/3/4L-F5

(GRAPHS ARE COINCIDENT)

**CABLE LENGTH vs. CAPACITIVE LOAD vs. DEVICE TYPE**

- DEVICE TYPE = DS1990-R3*
- DEVICE TYPE = DS1991L-F5
- DEVICE TYPE = DS1992/3/4L-F5

(GRAPHS ARE COINCIDENT)

NOTE: READING ONE DEVICE.