Typical Applications

- Narrow and Broadband Commercial and Military Radio Designs
- Linear and Saturated Amplifiers
- Gain Stage or Driver Amplifiers for MWRadio/Optical Designs (PTP/PMP/LMDS/UNII/VSAT/WLAN/Cellular/DWDM)

Product Description

The NBB-300 cascadable broadband InGaP/GaAs MMIC amplifier is a low-cost, high-performance solution for general purpose RF and microwave amplification needs. This 50Ω gain block is based on a reliable HBT proprietary MMIC design, providing unsurpassed performance for small-signal applications. Designed with an external bias resistor, the NBB-300 provides flexibility and stability. The NBB-300 is packaged in a low-cost, surface-mount ceramic package, providing ease of assembly for high-volume tape-and-reel requirements. It is available in either packaged or chip (NBB-300-D) form, where its gold metallization is ideal for hybrid circuit designs.

Optimum Technology Matching® Applied

- Si BJT
- Si Bi-CMOS
- InGaP/HBT
- GaAs HBT
- SiGe HBT
- GaAs MESFET
- Si CMOS
- GaN HEMT
- SiGe Bi-CMOS

Package Style: Micro-X, 4-Pin, Ceramic

Features

- Reliable, Low-Cost HBT Design
- 12.0dB Gain, +13.8dBm P1dB@2GHz
- High P1dB of +14.3dBm@6.0GHz and +11.2dBm@14.0GHz
- Single Power Supply Operation
- 50Ω I/O Matched for High Freq. Use

Ordering Information

- NBB-300 Cascadable Broadband GaAs MMIC Amplifier DC to 12GHz
- NBB-300-T1 or -T3 Tape & Reel, 1000 or 3000 Pieces (respectively)
- NBB-300-D NBB-300 Chip Form (100 pieces minimum order)
- NBB-300-E Fully Assembled Evaluation Board
- NBB-X-K1 Extended Frequency InGaP Amp Designer’s Tool Kit

RF Micro Devices, Inc.
7628 Thornridge Road
Greensboro, NC 27409, USA
Tel (336) 664 1233
Fax (336) 664 0454
http://www.rfmd.com

Rev A3 030210
## Absolute Maximum Ratings

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Rating</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>RF Input Power</td>
<td>+20</td>
<td>dBm</td>
</tr>
<tr>
<td>Power Dissipation</td>
<td>300</td>
<td>mW</td>
</tr>
<tr>
<td>Device Current</td>
<td>70</td>
<td>mA</td>
</tr>
<tr>
<td>Channel Temperature</td>
<td>200</td>
<td>°C</td>
</tr>
<tr>
<td>Operating Temperature</td>
<td>-45 to +85</td>
<td>°C</td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>-65 to +150</td>
<td>°C</td>
</tr>
</tbody>
</table>

Exceeding any one or a combination of these limits may cause permanent damage.

---

### Parameter Specification

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
<th>Unit</th>
<th>Condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Small Signal Power Gain, S21</td>
<td>12.0 to 13.0</td>
<td>dB</td>
<td>f=0.1GHz to 1.0GHz</td>
</tr>
<tr>
<td></td>
<td>11.0 to 13.0</td>
<td>dB</td>
<td>f=1.0GHz to 4.0GHz</td>
</tr>
<tr>
<td></td>
<td>9.0 to 9.5</td>
<td>dB</td>
<td>f=4.0GHz to 6.0GHz</td>
</tr>
<tr>
<td>Gain Flatness, GF</td>
<td>±0.6</td>
<td>dB</td>
<td>f=6.0GHz to 12.0GHz</td>
</tr>
<tr>
<td>Input and Output VSWR</td>
<td>2.4:1</td>
<td>dB</td>
<td>f=12.0GHz to 14.0GHz</td>
</tr>
<tr>
<td></td>
<td>2.0:1</td>
<td>dB</td>
<td>f=0.1GHz to 8.0GHz</td>
</tr>
<tr>
<td></td>
<td>2.5:1</td>
<td>dB</td>
<td>f=0.1GHz to 4.0GHz</td>
</tr>
<tr>
<td>Bandwidth, BW</td>
<td>12.5</td>
<td>GHz</td>
<td>f=4.0GHz to 6.0GHz</td>
</tr>
<tr>
<td></td>
<td>13.0</td>
<td>dBm</td>
<td>f=6.0GHz to 12.0GHz</td>
</tr>
<tr>
<td></td>
<td>13.8</td>
<td>dBm</td>
<td>f=14.0GHz</td>
</tr>
<tr>
<td></td>
<td>12.0</td>
<td>dBm</td>
<td>f=3.0GHz</td>
</tr>
<tr>
<td></td>
<td>5.1</td>
<td>dB</td>
<td>f=2.0GHz</td>
</tr>
<tr>
<td>Third Order Intercept, IP3</td>
<td>+27.1</td>
<td>dBm</td>
<td>f=0.1GHz to 12.0GHz</td>
</tr>
<tr>
<td>Reverse Isolation, S12</td>
<td>-15</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Device Voltage, VD</td>
<td>3.6</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Noise Figure, NF</td>
<td>3.9</td>
<td>dBm</td>
<td></td>
</tr>
<tr>
<td>Gain Temperature Coefficient, δG/δT</td>
<td>-0.0015</td>
<td>dB/°C</td>
<td></td>
</tr>
<tr>
<td>MTTF versus Temperature @ ICC=50mA</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Case Temperature</td>
<td>85</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>138</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>MTTF</td>
<td>&gt;1,000,000</td>
<td>hours</td>
<td></td>
</tr>
</tbody>
</table>

---

### Thermal Resistance

| θJC                    | 272          | °C/W |

Thermal Resistance, at any temperature (in °C/Watt) can be estimated by the following equation: \( \theta_{JC} \) (°C/Watt) = \( \left( T_j(°C)/138 \right) \)
**Pin | Function | Description | Interface Schematic**
--- | --- | --- | ---
1 | **RF IN** | RF input pin. This pin is NOT internally DC blocked. A DC blocking capacitor, suitable for the frequency of operation, should be used in most applications. DC coupling of the input is not allowed, because this will override the internal feedback loop and cause temperature instability. | ![Interface Schematic](image)
2 | **GND** | Ground connection. For best performance, keep traces physically short and connect immediately to ground plane. | |
3 | **RF OUT** | RF output and bias pin. Biasing is accomplished with an external series resistor and choke inductor to VCC. The resistor is selected to set the DC current into this pin to a desired level. The resistor value is determined by the following equation:

\[ R = \frac{(V_{CC} - V_{DEVICE})}{I_{CC}} \]

Care should also be taken in the resistor selection to ensure that the current into the part never exceeds maximum datasheet operating current over the planned operating temperature. This means that a resistor between the supply and this pin is always required, even if a supply near 5.0V is available, to provide DC feedback to prevent thermal runaway. Because DC is present on this pin, a DC blocking capacitor, suitable for the frequency of operation, should be used in most applications. The supply side of the bias network should also be well bypassed. | ![RF OUT Interface Schematic](image)
4 | **GND** | Same as pin 2. | |

**Typical Bias Configuration**

Application notes related to biasing circuit, device footprint, and thermal considerations are available on request.

![Typical Bias Configuration](image)

**Recommended Bias Resistor Values**

<table>
<thead>
<tr>
<th>Supply Voltage, ( V_{CC} ) (V)</th>
<th>5</th>
<th>8</th>
<th>10</th>
<th>12</th>
<th>15</th>
<th>20</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bias Resistor, ( R_{CC} ) (Ω)</td>
<td>22</td>
<td>41</td>
<td>122</td>
<td>162</td>
<td>222</td>
<td>322</td>
</tr>
</tbody>
</table>
### Chip Outline Drawing - NBB-300-D

**Chip Dimensions:** 0.017” x 0.017” x 0.004”

**Units:**
- Inches (mm)

**Back of chip is ground.**

- **Output**
- **Input**
- **GND**

<table>
<thead>
<tr>
<th>Dimension</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>O.D. = 2” x 2”</td>
<td>0.44 ± 0.03</td>
</tr>
<tr>
<td>Capacity = 400</td>
<td>0.44 ± 0.03</td>
</tr>
<tr>
<td>Die (20 x 20 segments)</td>
<td>0.004 ± 0.001 (0.10 ± 0.03)</td>
</tr>
</tbody>
</table>

### Sales Criteria - Unpackaged Die

**Die Sales Information**
- All segmented die are sold 100% DC-tested. Testing parameters for wafer-level sales of die material shall be negotiated on a case-by-case basis.
- Segmented die are selected for customer shipment in accordance with RFMD Document #6000152 - Die Product Final Visual Inspection Criteria¹.
- Segmented die has a minimum sales volume of 100 pieces per order. A maximum of 400 die per carrier is allowable.

**Die Packaging**
- All die are packaged in GelPak ESD protective containers with the following specification:
  - O.D. = 2” x 2”, Capacity = 400 Die (20 x 20 segments), Retention Level = High (X8).
- GelPak ESD protective containers are placed in a static shield bag. RFMD recommends that once the bag is opened the GelPak/s should be stored in a controlled nitrogen environment. Do not press on the cover of a closed GelPak, handle by the edges only. Do not vacuum seal bags containing GelPak containers.
- Precaution must be taken to minimize vibration of packaging during handling, as die can shift during transit².

**Package Storage**
- Unit packages should be kept in a dry nitrogen environment for optimal assembly, performance, and reliability.
- Precaution must be taken to minimize vibration of packaging during handling, as die can shift during transit².

**Die Handling**
- Proper ESD precautions must be taken when handling die material.
- Die should be handled using vacuum pick-up equipment, or handled along the long side with a sharp pair of tweezers. Do not touch die with any part of the body.
- When using automated pick-up and placement equipment, ensure that force impact is set correctly. Excessive force may damage GaAs devices.
**Die Attach**

- The die attach process mechanically attaches the die to the circuit substrate. In addition, the utilization of proper die attach processes electrically connect the ground to the trace on which the chip is mounted. It also establishes the thermal path by which heat can leave the chip.
- Die should be mounted to a clean, flat surface. Epoxy or eutectic die attach are both acceptable attachment methods. Top and bottom metallization are gold. Conductive silver-filled epoxies are recommended. This procedure involves the use of epoxy to form a joint between the backside gold of the chip and the metallized area of the substrate.
- All connections should be made on the topside of the die. It is essential to performance that the backside be well grounded and that the length of topside interconnects be minimized.
- Some die utilize vias for effective grounding. Care must be exercised when mounting die to preclude excess run-out on the topside.

**Die Wire Bonding**

- Electrical connections to the chip are made through wire bonds. Either wedge or ball bonding methods are acceptable practices for wire bonding.
- All bond wires should be made as short as possible.

**Notes**

1. RFMD Document #6000152 - Die Product Final Visual Inspection Criteria. This document provides guidance for die inspection personnel to determine final visual acceptance of die product prior to shipping to customers.

2. RFMD takes precautions to ensure that die product is shipped in accordance with quality standards established to minimize material shift. However, due to the physical size of die-level product, RFMD does not guarantee that material will not shift during transit, especially under extreme handling circumstances. Product replacement due to material shift will be at the discretion of RFMD.
Extended Frequency InGaP Amplifier Designer’s Tool Kit
NBB-X-K1

This tool kit was created to assist in the design-in of the RFMD NBB- and NLB-series InGap HBT gain block amplifiers. Each tool kit contains the following.

- 5 each NBB-300, NBB-310 and NBB-400 Ceramic Micro-X Amplifiers
- 5 each NLB-300, NLB-310 and NLB-400 Plastic Micro-X Amplifiers
- 2 Broadband Evaluation Boards and High Frequency SMA Connectors
- Broadband Bias Instructions and Specification Summary Index for ease of operation
Tape and Reel Dimensions
All Dimensions in Millimeters

<table>
<thead>
<tr>
<th>ITEMS</th>
<th>SYMBOL</th>
<th>SIZE (mm)</th>
<th>SIZE (inches)</th>
</tr>
</thead>
<tbody>
<tr>
<td>FLANGE</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Diameter</td>
<td>B</td>
<td>330 ±0.25/-0.4</td>
<td>13.0 ±0.079/-0.158</td>
</tr>
<tr>
<td>Thickness</td>
<td>T</td>
<td>18.4 MAX</td>
<td>0.724 MAX</td>
</tr>
<tr>
<td>Space Between Flange</td>
<td>F</td>
<td>12.4 ±2.0</td>
<td>0.488 ±0.08</td>
</tr>
<tr>
<td>Outer Diameter</td>
<td>O</td>
<td>102.0 REF</td>
<td>4.0 REF</td>
</tr>
<tr>
<td>HUB</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Spindle Hole Diameter</td>
<td>S</td>
<td>13.0 ±0.5/-0.2</td>
<td>0.512 ±0.020/-0.008</td>
</tr>
<tr>
<td>Key Slit Width</td>
<td>A</td>
<td>1.5 MIN</td>
<td>0.059 MIN</td>
</tr>
<tr>
<td>Key Slit Diameter</td>
<td>D</td>
<td>20.2 MIN</td>
<td>0.795 MIN</td>
</tr>
</tbody>
</table>

NOTES:
1. 10 sprocket hole pitch cumulative tolerance ±0.2.
2. Camber not to exceed 1 mm in 100 mm.
3. Material: PS+C
4. Ao and Bo measured on a plane 0.3 mm above the bottom of the pocket.
5. Ko measured from a plane on the inside bottom of the pocket to the surface of the carrier.
6. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

Ao = 7.0 MM
A1 = 1.45 MM
Bo = 7.0 MM
B1 = 0.9 MM
Ko = 2.0 MM
**Device Voltage versus Amplifier Current**

*TA = 25°C, VD = +3.9 V*

- Amplifier Current, ICC (mA)
- Device Voltage, VD (V)

**P1dB versus Frequency at 25°C**

- Frequency (GHz)
- P1dB (dBm)

**Pout/Gain versus PIN at 6 GHz**

*TA = 25°C, VD = +3.9 V*

- PIN (dBm)
- Pout (dBm), Gain (dB)

**Pout/Gain versus PIN at 14 GHz**

*TA = 25°C, VD = +3.9 V*

- PIN (dBm)
- Pout (dBm), Gain (dB)

**Third Order Intercept versus Frequency**

- Frequency (GHz)
- Output IP3 (dBm)
Note: The s-parameter gain results shown below include device performance as well as evaluation board and connector loss variations. The insertion losses of the evaluation board and connectors are as follows:

- 1GHz to 4GHz = -0.06dB
- 5GHz to 9GHz = -0.22dB
- 10GHz to 14GHz = -0.50dB
- 15GHz to 20GHz = -1.08dB

S11 versus Frequency, Over Temperature

\[ T_A = 25°C, V_D = +3.9 \text{ V} \]

S12 versus Frequency, Over Temperature

\[ T_A = 25°C, V_D = +3.9 \text{ V} \]

S21 versus Frequency, Over Temperature

\[ T_A = 25°C, V_D = +3.9 \text{ V} \]

S22 versus Frequency, Over Temperature

\[ T_A = 25°C, V_D = +3.9 \text{ V} \]